Home
last modified time | relevance | path

Searched refs:mmSPI_GDBG_WAVE_CNTL2_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2722 #define mmSPI_GDBG_WAVE_CNTL2_BASE_IDX … macro
Dgc_9_2_1_offset.h2908 #define mmSPI_GDBG_WAVE_CNTL2_BASE_IDX … macro
Dgc_10_3_0_offset.h4855 #define mmSPI_GDBG_WAVE_CNTL2_BASE_IDX … macro