Searched refs:mmSDMA0_GFX_MINOR_PTR_UPDATE (Results 1 – 9 of 9) sorted by relevance
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/sdma0/ |
| D | sdma0_4_1_offset.h | 268 #define mmSDMA0_GFX_MINOR_PTR_UPDATE … macro
|
| D | sdma0_4_0_offset.h | 272 #define mmSDMA0_GFX_MINOR_PTR_UPDATE 0x00b5 macro
|
| D | sdma0_4_2_2_offset.h | 272 #define mmSDMA0_GFX_MINOR_PTR_UPDATE … macro
|
| D | sdma0_4_2_offset.h | 268 #define mmSDMA0_GFX_MINOR_PTR_UPDATE … macro
|
| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | sdma_v5_2.c | 599 WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_MINOR_PTR_UPDATE), 1); in sdma_v5_2_gfx_resume()
628 WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_MINOR_PTR_UPDATE), 0); in sdma_v5_2_gfx_resume()
|
| D | sdma_v5_0.c | 773 WREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_MINOR_PTR_UPDATE), 1); in sdma_v5_0_gfx_resume()
804 WREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_MINOR_PTR_UPDATE), 0); in sdma_v5_0_gfx_resume()
|
| D | sdma_v4_0.c | 1119 WREG32_SDMA(i, mmSDMA0_GFX_MINOR_PTR_UPDATE, 1); in sdma_v4_0_gfx_resume()
1135 WREG32_SDMA(i, mmSDMA0_GFX_MINOR_PTR_UPDATE, 0); in sdma_v4_0_gfx_resume()
|
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_10_1_0_offset.h | 265 #define mmSDMA0_GFX_MINOR_PTR_UPDATE … macro
|
| D | gc_10_3_0_offset.h | 252 #define mmSDMA0_GFX_MINOR_PTR_UPDATE … macro
|