Searched refs:mmRLC_CP_SCHEDULERS_Sienna_Cichlid (Results 1 – 2 of 2) sorted by relevance
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
D | mes_v10_1.c | 37 #define mmRLC_CP_SCHEDULERS_Sienna_Cichlid 0x4ca1 macro 1092 tmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid); in mes_v10_1_kiq_setting() 1095 WREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid, tmp); in mes_v10_1_kiq_setting() 1097 WREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid, tmp); in mes_v10_1_kiq_setting()
|
D | gfx_v10_0.c | 81 #define mmRLC_CP_SCHEDULERS_Sienna_Cichlid 0x4ca1 macro 6386 tmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid); in gfx_v10_0_kiq_setting() 6389 WREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid, tmp); in gfx_v10_0_kiq_setting() 6391 WREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid, tmp); in gfx_v10_0_kiq_setting() 7369 tmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid); in gfx_v10_0_hw_fini() 7371 WREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid, tmp); in gfx_v10_0_hw_fini()
|