Home
last modified time | relevance | path

Searched refs:mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_0_3_offset.h35 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro
Ddpcs_3_0_3_offset.h24 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro
Ddpcs_2_1_0_offset.h37 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro
Ddpcs_3_0_0_offset.h24 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro
Ddpcs_2_0_0_offset.h37 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro