Home
last modified time | relevance | path

Searched refs:mmCP_HQD_HQ_SCHEDULER0 (Results 1 – 9 of 9) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_0_d.h599 #define mmCP_HQD_HQ_SCHEDULER0 0x3265 macro
Dgfx_7_2_d.h612 #define mmCP_HQD_HQ_SCHEDULER0 0x3265 macro
Dgfx_8_0_d.h663 #define mmCP_HQD_HQ_SCHEDULER0 0x3265 macro
Dgfx_8_1_d.h663 #define mmCP_HQD_HQ_SCHEDULER0 0x3265 macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2883 #define mmCP_HQD_HQ_SCHEDULER0 … macro
Dgc_9_1_offset.h3111 #define mmCP_HQD_HQ_SCHEDULER0 … macro
Dgc_9_2_1_offset.h3067 #define mmCP_HQD_HQ_SCHEDULER0 … macro
Dgc_10_1_0_offset.h5347 #define mmCP_HQD_HQ_SCHEDULER0 … macro
Dgc_10_3_0_offset.h4986 #define mmCP_HQD_HQ_SCHEDULER0 … macro