Home
last modified time | relevance | path

Searched refs:mask2 (Results 1 – 25 of 62) sorted by relevance

123

/linux-6.1.9/drivers/soc/fsl/qe/
Dgpio.c249 u32 mask2 = 0x3 << (QE_PIO_PINS - (pin % (QE_PIO_PINS / 2) + 1) * 2); in qe_pin_set_dedicated() local
256 qe_clrsetbits_be32(&regs->cpdir2, mask2, in qe_pin_set_dedicated()
257 sregs->cpdir2 & mask2); in qe_pin_set_dedicated()
258 qe_clrsetbits_be32(&regs->cppar2, mask2, in qe_pin_set_dedicated()
259 sregs->cppar2 & mask2); in qe_pin_set_dedicated()
261 qe_clrsetbits_be32(&regs->cpdir1, mask2, in qe_pin_set_dedicated()
262 sregs->cpdir1 & mask2); in qe_pin_set_dedicated()
263 qe_clrsetbits_be32(&regs->cppar1, mask2, in qe_pin_set_dedicated()
264 sregs->cppar1 & mask2); in qe_pin_set_dedicated()
/linux-6.1.9/fs/orangefs/
Dorangefs-debugfs.c64 __u64 mask2; member
457 c_mask.mask2); in orangefs_debug_write()
544 (unsigned long long *)&(cdm_array[i].mask2)); in orangefs_prepare_cdm_array()
756 (mask->mask2 & cdm_array[index].mask2)) { in do_c_string()
800 (c_mask->mask2 == cdm_array[client_all_index].mask2)) { in check_amalgam_keyword()
807 (c_mask->mask2 == cdm_array[client_verbose_index].mask2)) { in check_amalgam_keyword()
876 (**sane_mask).mask2 = (**sane_mask).mask2 | cdm_array[i].mask2; in do_c_mask()
901 client_debug_mask.mask2 = mask2_info.mask2_value; in orangefs_debugfs_new_client_mask()
907 (unsigned long long)client_debug_mask.mask2); in orangefs_debugfs_new_client_mask()
/linux-6.1.9/sound/pci/ice1712/
Dwm8776.c140 .mask2 = WM8776_DACVOL_MASK,
150 .mask2 = WM8776_DAC_PL_RR,
166 .mask2 = WM8776_HPVOL_MASK,
184 .mask2 = WM8776_VOL_HPZCEN,
211 .mask2 = WM8776_PHASE_INVERTR,
227 .mask2 = WM8776_ADC_GAIN_MASK,
237 .mask2 = WM8776_ADC_MUTER,
492 val2 = wm->regs[wm->ctl[n].reg2] & wm->ctl[n].mask2; in snd_wm8776_ctl_get()
493 val2 >>= __ffs(wm->ctl[n].mask2); in snd_wm8776_ctl_get()
532 val &= ~wm->ctl[n].mask2; in snd_wm8776_ctl_put()
[all …]
Dwm8766.c37 .mask2 = WM8766_VOL_MASK,
48 .mask2 = WM8766_VOL_MASK,
59 .mask2 = WM8766_VOL_MASK,
218 val2 = wm->regs[wm->ctl[n].reg2] & wm->ctl[n].mask2; in snd_wm8766_ctl_get()
219 val2 >>= __ffs(wm->ctl[n].mask2); in snd_wm8766_ctl_get()
258 val &= ~wm->ctl[n].mask2; in snd_wm8766_ctl_put()
259 val |= regval2 << __ffs(wm->ctl[n].mask2); in snd_wm8766_ctl_put()
265 val = wm->regs[wm->ctl[n].reg2] & ~wm->ctl[n].mask2; in snd_wm8766_ctl_put()
266 val |= regval2 << __ffs(wm->ctl[n].mask2); in snd_wm8766_ctl_put()
/linux-6.1.9/arch/mips/sgi-ip22/
Dip22-int.c114 u8 mask2; in indy_local0_irqdispatch() local
118 mask2 = sgint->vmeistat & sgint->cmeimask0; in indy_local0_irqdispatch()
119 irq = lc2msk_to_irqnr[mask2]; in indy_local0_irqdispatch()
136 u8 mask2; in indy_local1_irqdispatch() local
140 mask2 = sgint->vmeistat & sgint->cmeimask1; in indy_local1_irqdispatch()
141 irq = lc3msk_to_irqnr[mask2]; in indy_local1_irqdispatch()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/
Ddc_helper.c310 uint8_t shift2, uint32_t mask2, uint32_t *field_value2) in generic_reg_get2() argument
314 *field_value2 = get_reg_field_value_ex(reg_val, mask2, shift2); in generic_reg_get2()
320 uint8_t shift2, uint32_t mask2, uint32_t *field_value2, in generic_reg_get3() argument
325 *field_value2 = get_reg_field_value_ex(reg_val, mask2, shift2); in generic_reg_get3()
332 uint8_t shift2, uint32_t mask2, uint32_t *field_value2, in generic_reg_get4() argument
338 *field_value2 = get_reg_field_value_ex(reg_val, mask2, shift2); in generic_reg_get4()
346 uint8_t shift2, uint32_t mask2, uint32_t *field_value2, in generic_reg_get5() argument
353 *field_value2 = get_reg_field_value_ex(reg_val, mask2, shift2); in generic_reg_get5()
362 uint8_t shift2, uint32_t mask2, uint32_t *field_value2, in generic_reg_get6() argument
370 *field_value2 = get_reg_field_value_ex(reg_val, mask2, shift2); in generic_reg_get6()
[all …]
/linux-6.1.9/drivers/net/wireless/ath/ath9k/
Dar9002_mac.c36 u32 mask2 = 0; in ar9002_hw_get_isr() local
67 mask2 |= ATH9K_INT_TIM; in ar9002_hw_get_isr()
69 mask2 |= ATH9K_INT_DTIM; in ar9002_hw_get_isr()
71 mask2 |= ATH9K_INT_DTIMSYNC; in ar9002_hw_get_isr()
73 mask2 |= ATH9K_INT_CABEND; in ar9002_hw_get_isr()
75 mask2 |= ATH9K_INT_GTT; in ar9002_hw_get_isr()
77 mask2 |= ATH9K_INT_CST; in ar9002_hw_get_isr()
79 mask2 |= ATH9K_INT_TSFOOR; in ar9002_hw_get_isr()
134 *masked |= mask2; in ar9002_hw_get_isr()
Dar9003_mac.c187 u32 mask2 = 0; in ar9003_hw_get_isr() local
217 mask2 |= ((isr2 & AR_ISR_S2_TIM) >> in ar9003_hw_get_isr()
219 mask2 |= ((isr2 & AR_ISR_S2_DTIM) >> in ar9003_hw_get_isr()
221 mask2 |= ((isr2 & AR_ISR_S2_DTIMSYNC) >> in ar9003_hw_get_isr()
223 mask2 |= ((isr2 & AR_ISR_S2_CABEND) >> in ar9003_hw_get_isr()
225 mask2 |= ((isr2 & AR_ISR_S2_GTT) << in ar9003_hw_get_isr()
227 mask2 |= ((isr2 & AR_ISR_S2_CST) << in ar9003_hw_get_isr()
229 mask2 |= ((isr2 & AR_ISR_S2_TSFOOR) >> in ar9003_hw_get_isr()
231 mask2 |= ((isr2 & AR_ISR_S2_BB_WATCHDOG) >> in ar9003_hw_get_isr()
303 *masked |= mask2; in ar9003_hw_get_isr()
Dmac.c911 u32 mask, mask2; in ath9k_hw_set_interrupts() local
928 mask2 = 0; in ath9k_hw_set_interrupts()
972 mask2 |= AR_IMR_S2_TIM; in ath9k_hw_set_interrupts()
974 mask2 |= AR_IMR_S2_DTIM; in ath9k_hw_set_interrupts()
976 mask2 |= AR_IMR_S2_DTIMSYNC; in ath9k_hw_set_interrupts()
978 mask2 |= AR_IMR_S2_CABEND; in ath9k_hw_set_interrupts()
980 mask2 |= AR_IMR_S2_TSFOOR; in ath9k_hw_set_interrupts()
986 mask2 |= AR_IMR_S2_GTT; in ath9k_hw_set_interrupts()
988 mask2 |= AR_IMR_S2_CST; in ath9k_hw_set_interrupts()
994 mask2 |= AR_IMR_S2_BB_WATCHDOG; in ath9k_hw_set_interrupts()
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn21/
Dirq_service_dcn21.c215 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
225 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
227 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
229 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
239 reg2 ## __ ## mask2 ## _MASK,\
241 reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn30/
Dirq_service_dcn30.c220 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
230 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
232 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
234 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
244 reg2 ## __ ## mask2 ## _MASK,\
246 reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn302/
Dirq_service_dcn302.c195 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
203 .ack_mask = block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
204 .ack_value = block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
213 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
223 reg2 ## __ ## mask2 ## _MASK,\
225 reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn31/
Dirq_service_dcn31.c208 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
218 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
220 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
222 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
232 reg2 ## __ ## mask2 ## _MASK,\
234 reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn314/
Dirq_service_dcn314.c211 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
221 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
223 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
225 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
235 reg2 ## __ ## mask2 ## _MASK,\
237 reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn315/
Dirq_service_dcn315.c215 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
225 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
227 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
229 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
239 reg2 ## __ ## mask2 ## _MASK,\
241 reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dcn32/
Dirq_service_dcn32.c209 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
219 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
221 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
223 #define IRQ_REG_ENTRY_DMUB(reg1, mask1, reg2, mask2)\ argument
233 reg2 ## __ ## mask2 ## _MASK,\
235 reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/drivers/net/hamradio/
Dbaycom_par.c206 unsigned int data, mask, mask2, descx; in par96_rx() local
235 for(mask = 0x1fe00, mask2 = 0xfc00, i = 0; in par96_rx()
236 i < PAR96_BURSTBITS; i++, mask <<= 1, mask2 <<= 1) in par96_rx()
237 if ((bc->modem.par96.dcd_shreg & mask) == mask2) in par96_rx()
240 for(mask = 0x1fe00, mask2 = 0x1fe00, i = 0; in par96_rx()
241 i < PAR96_BURSTBITS; i++, mask <<= 1, mask2 <<= 1) in par96_rx()
242 if (((bc->modem.par96.dcd_shreg & mask) == mask2) && in par96_rx()
Dhdlcdrv.c159 unsigned int mask1, mask2, mask3, mask4, mask5, mask6, word; in hdlcdrv_receiver() local
177 for(i = 15, mask1 = 0x1fc00, mask2 = 0x1fe00, mask3 = 0x0fc00, in hdlcdrv_receiver()
180 i--, mask1 <<= 1, mask2 <<= 1, mask3 <<= 1, mask4 <<= 1, in hdlcdrv_receiver()
184 else if ((s->hdlcrx.bitstream & mask2) == mask3) { in hdlcdrv_receiver()
255 unsigned int mask1, mask2, mask3; in hdlcdrv_transmitter() local
331 mask2 = 0x10000; in hdlcdrv_transmitter()
334 for(i = 0; i < 8; i++, mask1 <<= 1, mask2 <<= 1, in hdlcdrv_transmitter()
338 s->hdlctx.bitstream &= ~mask2; in hdlcdrv_transmitter()
/linux-6.1.9/arch/alpha/kernel/
Dsys_titan.c69 unsigned long mask0, mask1, mask2, mask3, dummy; in titan_update_irq_hw() local
75 mask2 = mask & titan_cpu_irq_affinity[2]; in titan_update_irq_hw()
80 else if (bcpu == 2) mask2 |= isa_enable; in titan_update_irq_hw()
94 *dim2 = mask2; in titan_update_irq_hw()
/linux-6.1.9/drivers/media/test-drivers/vidtv/
Dvidtv_pes.c89 u64 mask2; in vidtv_pes_write_pts_dts() local
96 mask2 = GENMASK_ULL(29, 15); in vidtv_pes_write_pts_dts()
102 pts_dts.pts2 = cpu_to_be16(((args->pts & mask2) >> 14) | 0x1); in vidtv_pes_write_pts_dts()
106 pts_dts.dts2 = cpu_to_be16(((args->dts & mask2) >> 14) | 0x1); in vidtv_pes_write_pts_dts()
114 pts.pts2 = cpu_to_be16(((args->pts & mask2) >> 14) | 0x1); in vidtv_pes_write_pts_dts()
/linux-6.1.9/fs/affs/
Dbitmap.c122 u32 blk, bmap, bit, mask, mask2, tmp; in affs_alloc_block() local
208 mask2 = mask = 1 << (bit & 31); in affs_alloc_block()
212 while ((mask2 <<= 1)) { in affs_alloc_block()
213 if (!(tmp & mask2)) in affs_alloc_block()
216 mask |= mask2; in affs_alloc_block()
/linux-6.1.9/lib/
Dcpumask_kunit.c36 #define EXPECT_FOR_EACH_CPU_OP_EQ(test, op, mask1, mask2) \ argument
39 const cpumask_t *m2 = (mask2); \
44 for_each_cpu_##op(cpu, mask1, mask2) \
/linux-6.1.9/drivers/power/supply/
Drt9455_charger.c854 unsigned int irq1, mask1, mask2; in rt9455_irq_handler_check_irq1_register() local
896 ret = regmap_read(info->regmap, RT9455_REG_MASK2, &mask2); in rt9455_irq_handler_check_irq1_register()
902 if (mask2 & GET_MASK(F_CHTERMIM)) { in rt9455_irq_handler_check_irq1_register()
911 if (mask2 & GET_MASK(F_CHRCHGIM)) { in rt9455_irq_handler_check_irq1_register()
948 unsigned int irq2, mask2; in rt9455_irq_handler_check_irq2_register() local
959 ret = regmap_read(info->regmap, RT9455_REG_MASK2, &mask2); in rt9455_irq_handler_check_irq2_register()
989 if ((mask2 & GET_MASK(F_CHTERMIM)) == 0) { in rt9455_irq_handler_check_irq2_register()
1000 mask2 = mask2 | GET_MASK(F_CHTERMIM); in rt9455_irq_handler_check_irq2_register()
1014 if (mask2 & GET_MASK(F_CHTERMIM)) { in rt9455_irq_handler_check_irq2_register()
1022 mask2 = mask2 & ~GET_MASK(F_CHTERMIM); in rt9455_irq_handler_check_irq2_register()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/irq/dce120/
Dirq_service_dce120.c103 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
113 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\
115 block ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \
/linux-6.1.9/include/linux/
Dcpumask.h309 #define for_each_cpu_and(cpu, mask1, mask2) \ argument
310 for_each_and_bit(cpu, cpumask_bits(mask1), cpumask_bits(mask2), nr_cpumask_bits)
327 #define for_each_cpu_andnot(cpu, mask1, mask2) \ argument
328 for_each_andnot_bit(cpu, cpumask_bits(mask1), cpumask_bits(mask2), nr_cpumask_bits)
706 #define cpumask_any_and(mask1, mask2) cpumask_first_and((mask1), (mask2)) argument

123