/linux-6.1.9/Documentation/hwmon/ |
D | smm665.rst | 65 Default: 1250 (mV) 67 Reference voltage on VREF_ADC pin in mV. It should not be necessary to set 116 in1_input 12V input voltage (mV) 117 in2_input 3.3V (VDD) input voltage (mV) 118 in3_input Channel A voltage (mV) 119 in4_input Channel B voltage (mV) 120 in5_input Channel C voltage (mV) 121 in6_input Channel D voltage (mV) 122 in7_input Channel E voltage (mV) 123 in8_input Channel F voltage (mV) [all …]
|
D | ina209.rst | 40 in0_input shunt voltage (mV) 41 in0_input_highest shunt voltage historical maximum reading (mV) 42 in0_input_lowest shunt voltage historical minimum reading (mV) 44 in0_max shunt voltage max alarm limit (mV) 45 in0_min shunt voltage min alarm limit (mV) 46 in0_crit_max shunt voltage crit max alarm limit (mV) 47 in0_crit_min shunt voltage crit min alarm limit (mV) 53 in1_input bus voltage (mV) 54 in1_input_highest bus voltage historical maximum reading (mV) 55 in1_input_lowest bus voltage historical minimum reading (mV) [all …]
|
D | ina238.rst | 35 in0_input Shunt voltage (mV) 36 in0_min Minimum shunt voltage threshold (mV) 38 in0_max Maximum shunt voltage threshold (mV) 41 in1_input Bus voltage (mV) 42 in1_min Minimum bus voltage threshold (mV) 44 in1_max Maximum bus voltage threshold (mV)
|
D | ltc4245.rst | 52 in1_input 12v input voltage (mV) 53 in2_input 5v input voltage (mV) 54 in3_input 3v input voltage (mV) 55 in4_input Vee (-12v) input voltage (mV) 72 in5_input 12v output voltage (mV) 73 in6_input 5v output voltage (mV) 74 in7_input 3v output voltage (mV) 75 in8_input Vee (-12v) output voltage (mV)
|
D | max127.rst | 33 in[0-7]_input The input voltage (in mV) of the corresponding channel. 36 in[0-7]_min The lower input limit (in mV) for the corresponding channel. 41 in[0-7]_max The higher input limit (in mV) for the corresponding channel.
|
D | xdpe12284.rst | 41 - VR12.0 mode, 5-mV DAC - 0x01. 42 - VR12.5 mode, 10-mV DAC - 0x02. 43 - IMVP9 mode, 5-mV DAC - 0x03. 44 - AMD mode 6.25mV - 0x10.
|
D | vt1211.rst | 82 Voltages are sampled by an 8-bit ADC with a LSB of ~10mV. The supported input 98 +2.5V 2K 10K 1.2 2083 mV 99 VccP --- --- 1.0 1400 mV [1]_ 100 +5V 14K 10K 2.4 2083 mV 101 +12V 47K 10K 5.7 2105 mV 102 +3.3V (int) 2K 3.4K 1.588 3300 mV [2]_ 103 +3.3V (ext) 6.8K 10K 1.68 1964 mV 157 Vpin = 2200 * Rth / (Rs + Rth) (2200 is the ADC max limit of 2200 mV)
|
D | stpddc60.rst | 38 output voltage as a positive or negative offset in the interval 50mV to 400mV 39 in 50mV steps. This means that the absolute values of the limits will change
|
D | ltc4151.rst | 50 in1_input VDIN voltage (mV) 52 in2_input ADIN voltage (mV)
|
/linux-6.1.9/Documentation/devicetree/bindings/regulator/ |
D | maxim,max8952.yaml | 46 - 0: 32mV/us 47 - 1: 16mV/us 48 - 2: 8mV/us 49 - 3: 4mV/us 50 - 4: 2mV/us 51 - 5: 1mV/us 52 - 6: 0.5mV/us 53 - 7: 0.25mV/us 54 Defaults to 32mV/us if not specified.
|
D | tps51632-regulator.txt | 9 - ti,dvfs-step-20mV: The 20mV step voltage when PWM DVFS enabled. Missing this 10 will set 10mV step voltage in PWM DVFS mode. In normal mode, the voltage 11 step is 10mV as per datasheet. 26 ti,dvfs-step-20mV;
|
D | richtek,rt6160-regulator.yaml | 14 up to 3A output current from 2025mV to 5200mV. And it support the wide 15 input voltage range from 2200mV to 5500mV.
|
D | nvidia,tegra-regulators-coupling.txt | 12 The CORE and RTC voltages shall be in a range of 170mV from each other 13 and they both shall be higher than the CPU voltage by at least 120mV. 19 and CPU voltages shall be in a range of 300mV from each other and CORE 20 voltage shall be higher than the CPU by N mV, where N depends on the CPU
|
D | ltc3676.txt | 21 412.5mV to 800mV in 12.5 mV steps. The output voltage thus ranges between
|
/linux-6.1.9/arch/arm/mach-omap2/ |
D | board-n8x0.c | 194 int mV; in n8x0_mmc_set_power_menelaus() local 207 mV = 3100; in n8x0_mmc_set_power_menelaus() 210 mV = 3000; in n8x0_mmc_set_power_menelaus() 213 mV = 2800; in n8x0_mmc_set_power_menelaus() 216 mV = 1850; in n8x0_mmc_set_power_menelaus() 221 return menelaus_set_vmmc(mV); in n8x0_mmc_set_power_menelaus() 228 mV = 3300; in n8x0_mmc_set_power_menelaus() 232 mV = 3000; in n8x0_mmc_set_power_menelaus() 236 mV = 2800; in n8x0_mmc_set_power_menelaus() 240 mV = 2400; in n8x0_mmc_set_power_menelaus() [all …]
|
/linux-6.1.9/include/linux/mfd/ |
D | menelaus.h | 21 extern int menelaus_set_vmem(unsigned int mV); 22 extern int menelaus_set_vio(unsigned int mV); 23 extern int menelaus_set_vmmc(unsigned int mV); 24 extern int menelaus_set_vaux(unsigned int mV); 25 extern int menelaus_set_vdcdc(int dcdc, unsigned int mV);
|
/linux-6.1.9/Documentation/devicetree/bindings/sound/ |
D | cs35l33.txt | 22 0, then VBST = VP. If greater than 0, the boost voltage will be 3300mV with 23 a value of 1 and will increase at a step size of 100mV until a maximum of 24 8000mV. 62 stage enters LDO operation. Starts as a default value of 50mV for a value 63 of 1 and increases with a step size of 50mV to a maximum of 750mV (value of 80 The reference voltage starts at 3000mV with a value of 0x3 and is increased 81 by 100mV per step to a maximum of 5500mV. 91 1800mV with a step size of 50mV up to a maximum value of 1750mV. 92 Default is 1800mV. 109 cirrus,boost-ctl = <0x30>; /* VBST = 8000mV */
|
D | cs35l36.txt | 14 converter's output voltage in mV. The range is from 2550mV to 12000mV with 15 increments of 50mV. 75 weak-FET operation. The range is 50mV to 700mV in 50mV increments.
|
D | da7213.txt | 13 - dlg,micbias1-lvl : Voltage (mV) for Mic Bias 1 15 - dlg,micbias2-lvl : Voltage (mV) for Mic Bias 2
|
/linux-6.1.9/drivers/mfd/ |
D | menelaus.c | 449 static int menelaus_set_voltage(const struct menelaus_vtg *vtg, int mV, in menelaus_set_voltage() argument 465 vtg->name, mV, vtg->vtg_reg, val); in menelaus_set_voltage() 574 int menelaus_set_vmem(unsigned int mV) in menelaus_set_vmem() argument 578 if (mV == 0) in menelaus_set_vmem() 581 val = menelaus_get_vtg_value(mV, vmem_values, ARRAY_SIZE(vmem_values)); in menelaus_set_vmem() 584 return menelaus_set_voltage(&vmem_vtg, mV, val, 0x02); in menelaus_set_vmem() 603 int menelaus_set_vio(unsigned int mV) in menelaus_set_vio() argument 607 if (mV == 0) in menelaus_set_vio() 610 val = menelaus_get_vtg_value(mV, vio_values, ARRAY_SIZE(vio_values)); in menelaus_set_vio() 613 return menelaus_set_voltage(&vio_vtg, mV, val, 0x02); in menelaus_set_vio() [all …]
|
/linux-6.1.9/include/linux/ |
D | ethtool_netlink.h | 28 int ethnl_cable_test_amplitude(struct phy_device *phydev, u8 pair, s16 mV); 29 int ethnl_cable_test_pulse(struct phy_device *phydev, u16 mV); 58 u8 pair, s16 mV) in ethnl_cable_test_amplitude() argument 63 static inline int ethnl_cable_test_pulse(struct phy_device *phydev, u16 mV) in ethnl_cable_test_pulse() argument
|
/linux-6.1.9/drivers/cpufreq/ |
D | longhaul.c | 557 if (minvid.mV == 0 || maxvid.mV == 0 || minvid.mV > maxvid.mV) { in longhaul_setup_voltagescaling() 559 minvid.mV/1000, minvid.mV%1000, in longhaul_setup_voltagescaling() 560 maxvid.mV/1000, maxvid.mV%1000); in longhaul_setup_voltagescaling() 564 if (minvid.mV == maxvid.mV) { in longhaul_setup_voltagescaling() 566 maxvid.mV/1000, maxvid.mV%1000); in longhaul_setup_voltagescaling() 573 maxvid.mV/1000, maxvid.mV%1000, in longhaul_setup_voltagescaling() 574 minvid.mV/1000, minvid.mV%1000, in longhaul_setup_voltagescaling() 611 speed, j, vid.mV); in longhaul_setup_voltagescaling()
|
/linux-6.1.9/Documentation/devicetree/bindings/net/ |
D | mscc-phy-vsc8531.txt | 4 - vsc8531,vddmac : The vddmac in mV. Allowed values is listed 42 | 3300 mV 2500 mV 1800 mV 1500 mV |
|
/linux-6.1.9/Documentation/devicetree/bindings/mmc/ |
D | mmc-spi-slot.yaml | 32 Two cells are required, first cell specifies minimum slot voltage (mV), 33 second cell specifies maximum slot voltage (mV). 36 value for minimum slot voltage in mV 39 value for maximum slot voltage in mV
|
/linux-6.1.9/Documentation/devicetree/bindings/phy/ |
D | phy-stm32-usbphyc.yaml | 106 - <1> increases the level by 5 to 7 mV 107 - <2> increases the level by 10 to 14 mV 108 - <3> decreases the level by 5 to 7 mV 162 - <1> = threshold shift by +7 mV 163 - <2> = threshold shift by -5 mV 164 - <3> = threshold shift by +14 mV 178 - <1> = offset of +5 mV 179 - <2> = offset of +10 mV 180 - <3> = offset of -5 mV
|