Home
last modified time | relevance | path

Searched refs:lane_tx (Results 1 – 6 of 6) sorted by relevance

/linux-6.1.9/drivers/ufs/host/
Dufshcd-pltfrm.c278 agreed_pwr->lane_tx = min_t(u32, dev_max->lane_tx, in ufshcd_get_pwr_dev_param()
Dufshcd-pci.c147 pwr_info.lane_tx = lanes; in ufs_intel_set_lanes()
165 (hba->pwr_info.lane_rx != 2 || hba->pwr_info.lane_tx != 2)) in ufs_intel_lkf_pwr_change_notify()
Dufs-exynos.c370 int lanes = max_t(u32, pwr->lane_rx, pwr->lane_tx); in exynos7_ufs_post_pwr_change()
817 int lanes = max_t(u32, pwr_req->lane_rx, pwr_req->lane_tx); in exynos_ufs_post_pwr_mode()
Dufs-mediatek.c985 dev_req_params->lane_tx); in ufs_mtk_pre_pwr_change()
/linux-6.1.9/include/ufs/
Dufshcd.h259 u32 lane_tx; member
/linux-6.1.9/drivers/ufs/core/
Dufshcd.c614 hba->pwr_info.lane_rx, hba->pwr_info.lane_tx, in ufshcd_print_pwr_info()
4278 hba->pwr_info.lane_tx = 1; in ufshcd_init_pwr_info()
4308 &pwr_info->lane_tx); in ufshcd_get_max_pwr_mode()
4310 if (!pwr_info->lane_rx || !pwr_info->lane_tx) { in ufshcd_get_max_pwr_mode()
4314 pwr_info->lane_tx); in ufshcd_get_max_pwr_mode()
4362 pwr_mode->lane_tx == hba->pwr_info.lane_tx && in ufshcd_change_power_mode()
4387 pwr_mode->lane_tx); in ufshcd_change_power_mode()