Home
last modified time | relevance | path

Searched refs:jt_size (Results 1 – 12 of 12) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/radeon/
Dradeon_ucode.h187 uint32_t jt_size; /* size of jt */ member
206 uint32_t jt_size; /* size of jt */ member
Dradeon_ucode.c100 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(gfx_hdr->jt_size)); in radeon_ucode_print_gfx_hdr()
150 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(sdma_hdr->jt_size)); in radeon_ucode_print_sdma_hdr()
Dcik.c6435 table_size = le32_to_cpu(hdr->jt_size); in cik_init_cp_pg_table()
6441 table_size = le32_to_cpu(hdr->jt_size); in cik_init_cp_pg_table()
6447 table_size = le32_to_cpu(hdr->jt_size); in cik_init_cp_pg_table()
6453 table_size = le32_to_cpu(hdr->jt_size); in cik_init_cp_pg_table()
6459 table_size = le32_to_cpu(hdr->jt_size); in cik_init_cp_pg_table()
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Damdgpu_ucode.h171 uint32_t jt_size; /* size of jt */ member
216 uint32_t jt_size; /* size of jt */ member
295 uint32_t jt_size; /* size of jt */ member
Damdgpu_rlc.c204 table_size = le32_to_cpu(hdr->jt_size); in amdgpu_gfx_rlc_setup_cp_table()
212 table_size = le32_to_cpu(hdr->jt_size); in amdgpu_gfx_rlc_setup_cp_table()
220 table_size = le32_to_cpu(hdr->jt_size); in amdgpu_gfx_rlc_setup_cp_table()
228 table_size = le32_to_cpu(hdr->jt_size); in amdgpu_gfx_rlc_setup_cp_table()
236 table_size = le32_to_cpu(hdr->jt_size); in amdgpu_gfx_rlc_setup_cp_table()
Damdgpu_ucode.c117 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(gfx_hdr->jt_size)); in amdgpu_ucode_print_gfx_hdr()
182 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(rlc_hdr->jt_size)); in amdgpu_ucode_print_rlc_hdr()
322 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(sdma_hdr->jt_size)); in amdgpu_ucode_print_sdma_hdr()
789 le32_to_cpu(cp_hdr->jt_size) * 4; in amdgpu_ucode_init_single_fw()
795 ucode->ucode_size = le32_to_cpu(cp_hdr->jt_size) * 4; in amdgpu_ucode_init_single_fw()
991 memcpy(dst_addr, src_addr, le32_to_cpu(header->jt_size) * 4); in amdgpu_ucode_patch_jt()
1054 fw_offset += ALIGN(le32_to_cpu(cp_hdr->jt_size) << 2, PAGE_SIZE); in amdgpu_ucode_init_bo()
Damdgpu_gfx.c960 le32_to_cpu(cp_hdr->jt_size) * 4; in amdgpu_gfx_cp_init_microcode()
966 fw_size = le32_to_cpu(cp_hdr->jt_size) * 4; in amdgpu_gfx_cp_init_microcode()
977 le32_to_cpu(cp_hdr->jt_size) * 4; in amdgpu_gfx_cp_init_microcode()
983 fw_size = le32_to_cpu(cp_hdr->jt_size) * 4; in amdgpu_gfx_cp_init_microcode()
Damdgpu_cgs.c227 data_size = le32_to_cpu(header->jt_size) << 2; in amdgpu_cgs_get_firmware_info()
Dgfx_v11_0.c1148 cp_hdr->jt_size * 4; in gfx_v11_0_rlc_backdoor_autoload_copy_gfx_ucode()
2625 for (i = 0; i < pfp_hdr->jt_size; i++) in gfx_v11_0_cp_gfx_load_pfp_microcode()
2839 for (i = 0; i < me_hdr->jt_size; i++) in gfx_v11_0_cp_gfx_load_me_microcode()
3355 for (i = 0; i < mec_hdr->jt_size; i++) in gfx_v11_0_cp_compute_load_microcode()
Dgfx_v10_0.c5455 cp_hdr->jt_size * 4; in gfx_v10_0_rlc_backdoor_autoload_copy_gfx_ucode()
5484 sdma_hdr->jt_size * 4); in gfx_v10_0_rlc_backdoor_autoload_copy_sdma_ucode()
5492 sdma_hdr->jt_size * 4); in gfx_v10_0_rlc_backdoor_autoload_copy_sdma_ucode()
5820 for (i = 0; i < pfp_hdr->jt_size; i++) in gfx_v10_0_cp_gfx_load_pfp_microcode()
5897 for (i = 0; i < ce_hdr->jt_size; i++) in gfx_v10_0_cp_gfx_load_ce_microcode()
5974 for (i = 0; i < me_hdr->jt_size; i++) in gfx_v10_0_cp_gfx_load_me_microcode()
6357 for (i = 0; i < mec_hdr->jt_size; i++) in gfx_v10_0_cp_compute_load_microcode()
Dgfx_v9_0.c3229 for (i = 0; i < mec_hdr->jt_size; i++) in gfx_v9_0_cp_compute_load_microcode()
Dgfx_v8_0.c1198 ALIGN(le32_to_cpu(cp_hdr->jt_size) << 2, PAGE_SIZE); in gfx_v8_0_init_microcode()