Searched refs:ixCG_SPLL_FUNC_CNTL_2 (Results 1 – 10 of 10) sorted by relevance
| /linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | fiji_baco.c | 64 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
68 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
73 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
|
| D | ci_baco.c | 66 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
70 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
75 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
|
| D | tonga_baco.c | 64 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
68 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
73 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },
|
| D | smu7_hwmgr.c | 4736 cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL_2); in smu7_read_clock_registers()
|
| /linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/smu/ |
| D | smu_7_0_0_d.h | 46 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144 macro
|
| D | smu_7_1_1_d.h | 46 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144 macro
|
| D | smu_7_0_1_d.h | 46 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144 macro
|
| D | smu_7_1_2_d.h | 46 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144 macro
|
| D | smu_7_1_3_d.h | 49 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144 macro
|
| D | smu_7_1_0_d.h | 46 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144 macro
|