| /linux-6.1.9/arch/arm/mm/ |
| D | cache-fa.S | 45 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
66 mcr p15, 0, ip, c7, c14, 0 @ clean/invalidate D cache
68 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
69 mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB
91 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I line
92 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
97 mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB
127 1: mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
128 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
133 mcr p15, 0, r0, c7, c5, 6 @ invalidate BTB
[all …]
|
| D | cache-v6.S | 40 mcr p15, 0, r0, c7, c5, 0 @ invalidate entire I-cache
41 mcr p15, 0, r0, c7, c5, 0 @ invalidate entire I-cache
42 mcr p15, 0, r0, c7, c5, 0 @ invalidate entire I-cache
43 mcr p15, 0, r0, c7, c5, 0 @ invalidate entire I-cache
49 mcr p15, 0, r0, c7, c5, 0 @ invalidate I-cache
64 mcr p15, 0, r0, c7, c14, 0 @ D cache clean+invalidate
66 mcr p15, 0, r0, c7, c5, 0 @ I+BTB cache invalidate
71 mcr p15, 0, r0, c7, c15, 0 @ Cache clean+invalidate
143 mcr p15, 0, r0, c7, c5, 0 @ I+BTB cache invalidate
148 mcr p15, 0, r0, c7, c5, 6 @ invalidate BTB
[all …]
|
| D | proc-arm926.S | 69 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
72 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
109 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
132 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
134 1: mrc p15, 0, APSR_nzcv, c7, c14, 3 @ test,clean,invalidate
138 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
159 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
160 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
162 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
163 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
[all …]
|
| D | proc-arm925.S | 109 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
112 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
143 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
166 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
170 2: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
175 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
196 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
197 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
199 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
200 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
[all …]
|
| D | proc-mohawk.S | 62 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
64 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
92 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
114 mcr p15, 0, ip, c7, c14, 0 @ clean & invalidate all D cache
116 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
138 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
139 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
141 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
142 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
178 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
[all …]
|
| D | proc-arm920.S | 77 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
80 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
108 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
132 2: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
138 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
158 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
160 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
194 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
213 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
218 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
[all …]
|
| D | proc-arm922.S | 79 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
82 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
110 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
134 2: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
140 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
160 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
162 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
196 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
215 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
220 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
[all …]
|
| D | cache-v4wt.S | 48 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
70 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
71 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
89 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
91 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
122 1: mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
140 mcr p15, 0, r2, c7, c5, 0 @ invalidate I cache
157 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
|
| D | proc-fa526.S | 58 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
61 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
104 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
106 mcr p15, 0, ip, c7, c14, 0 @ clean and invalidate whole D cache
108 mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache
109 mcr p15, 0, ip, c7, c5, 6 @ invalidate BTB since mm changed
113 mcr p15, 0, ip, c8, c7, 0 @ invalidate UTLB
137 mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
140 mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
142 mcr p15, 0, r0, c7, c5, 5 @ invalidate IScratchpad RAM
[all …]
|
| D | proc-arm1022.S | 85 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
88 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
118 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
143 2: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
151 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
173 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
180 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
216 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
238 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
267 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
[all …]
|
| D | proc-arm1026.S | 85 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
88 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
118 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
141 1: mrc p15, 0, APSR_nzcv, c7, c14, 3 @ test, clean, invalidate
146 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
168 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
175 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
210 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
232 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
261 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
[all …]
|
| D | proc-arm946.S | 83 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
137 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
138 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
140 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
141 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
144 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
145 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
147 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
148 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
184 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
[all …]
|
| D | proc-arm1020e.S | 85 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
88 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
118 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
144 2: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
152 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
174 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
181 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
216 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
238 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
267 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
[all …]
|
| D | tlb-v7.S | 47 ALT_SMP(mcr p15, 0, r0, c8, c3, 3) @ TLB invalidate U MVA all ASID (shareable)
49 ALT_SMP(mcr p15, 0, r0, c8, c3, 1) @ TLB invalidate U MVA (shareable)
51 ALT_UP(mcr p15, 0, r0, c8, c7, 1) @ TLB invalidate U MVA
76 ALT_SMP(mcr p15, 0, r0, c8, c3, 3) @ TLB invalidate U MVA all ASID (shareable)
78 ALT_SMP(mcr p15, 0, r0, c8, c3, 1) @ TLB invalidate U MVA (shareable)
80 ALT_UP(mcr p15, 0, r0, c8, c7, 1) @ TLB invalidate U MVA
|
| D | tlb-v6.S | 46 mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA (was 1)
48 mcrne p15, 0, r0, c8, c5, 1 @ TLB invalidate I MVA (was 1)
50 mcr p15, 0, r0, c8, c7, 1 @ TLB invalidate MVA (was 1)
75 mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA
76 mcr p15, 0, r0, c8, c5, 1 @ TLB invalidate I MVA
78 mcr p15, 0, r0, c8, c7, 1 @ TLB invalidate MVA
|
| D | proc-arm1020.S | 85 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
88 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
118 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
144 2: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
153 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
176 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
184 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
222 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
244 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
278 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
[all …]
|
| D | proc-feroceon.S | 91 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
94 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
123 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
149 2: mcr p15, 0, ip, c7, c14, 2 @ clean + invalidate D set/way
157 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
177 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
178 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
180 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
181 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry
217 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
[all …]
|
| D | proc-xsc3.S | 68 1: mcr p15, 0, \rd, c7, c14, 2 @ clean/invalidate L1 D line
113 mcr p15, 0, ip, c7, c7, 0 @ invalidate L1 caches and BTB
118 mcr p15, 0, ip, c8, c7, 0 @ invalidate I and D TLBs
149 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
173 mcrne p15, 0, ip, c7, c5, 0 @ invalidate L1 I cache and BTB
196 mcrne p15, 0, r0, c7, c5, 1 @ invalidate L1 I line
197 mcr p15, 0, r0, c7, c14, 1 @ clean/invalidate L1 D line
202 mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB
229 mcr p15, 0, r0, c7, c5, 0 @ invalidate L1 I cache and BTB
245 1: mcr p15, 0, r0, c7, c14, 1 @ clean/invalidate L1 D line
[all …]
|
| D | cache-v4wb.S | 59 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
78 mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache
112 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
118 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
165 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
170 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
192 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
|
| D | tlb-v4wb.S | 38 mcrne p15, 0, r3, c8, c5, 0 @ invalidate I TLB
41 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
61 mcr p15, 0, r3, c8, c5, 0 @ invalidate I TLB
62 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
|
| D | cache-v7.S | 83 ALT_SMP(mcr p15, 0, r0, c7, c1, 0) @ invalidate I-cache inner shareable
84 ALT_UP(mcr p15, 0, r0, c7, c5, 0) @ I+BTB cache invalidate
163 mcr p15, 0, r5, c7, c14, 2 @ clean & invalidate by set/way
198 ALT_SMP(mcr p15, 0, r0, c7, c1, 0) @ invalidate I-cache inner shareable
199 ALT_UP(mcr p15, 0, r0, c7, c5, 0) @ I+BTB cache invalidate
214 ALT_SMP(mcr p15, 0, r0, c7, c1, 0) @ invalidate I-cache inner shareable
215 ALT_UP(mcr p15, 0, r0, c7, c5, 0) @ I+BTB cache invalidate
300 USER( mcr p15, 0, r12, c7, c5, 1 ) @ invalidate I line
305 ALT_SMP(mcr p15, 0, r0, c7, c1, 6) @ invalidate BTB Inner Shareable
306 ALT_UP(mcr p15, 0, r0, c7, c5, 6) @ invalidate BTB
[all …]
|
| D | tlb-v4wbi.S | 40 mcrne p15, 0, r0, c8, c5, 1 @ invalidate I TLB entry
41 mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
52 1: mcr p15, 0, r0, c8, c5, 1 @ invalidate I TLB entry
53 mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
|
| D | proc-sa1100.S | 73 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
76 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
147 mcr p15, 0, ip, c9, c0, 0 @ invalidate RB
149 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
187 mcr p15, 0, ip, c9, c0, 0 @ invalidate RB
201 mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
204 mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
|
| D | proc-sa110.S | 65 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
68 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
138 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
162 mcr p15, 0, r10, c7, c7 @ invalidate I,D caches on v4
165 mcr p15, 0, r10, c8, c7 @ invalidate I,D TLBs on v4
|
| /linux-6.1.9/drivers/net/ethernet/mellanox/mlx5/core/lib/ |
| D | hv_vhca.c | 36 void (*invalidate)(struct mlx5_hv_vhca_agent *agent, member
83 if (!agent || !agent->invalidate) in mlx5_hv_vhca_invalidate_work()
89 agent->invalidate(agent, hwork->block_mask); in mlx5_hv_vhca_invalidate_work()
256 void (*invalidate)(struct mlx5_hv_vhca_agent*, in mlx5_hv_vhca_agent_create()
284 agent->invalidate = invalidate; in mlx5_hv_vhca_agent_create()
|