| /linux-6.1.9/drivers/gpu/drm/i915/gt/ |
| D | gen6_ppgtt.c | 36 intel_uncore_rmw(uncore, GAC_ECO_BITS, 0, ECOBITS_PPGTT_CACHE64B); in gen7_ppgtt_enable()
52 intel_uncore_rmw(uncore, in gen6_ppgtt_enable()
57 intel_uncore_rmw(uncore, in gen6_ppgtt_enable()
62 intel_uncore_rmw(uncore, in gen6_ppgtt_enable()
|
| D | intel_gt.c | 168 intel_uncore_rmw(uncore, HSW_IDICR, 0, IDIHASHMSK(0xf)); in intel_gt_init_hw()
213 intel_uncore_rmw(uncore, reg, 0, set); in rmw_set()
218 intel_uncore_rmw(uncore, reg, clr, 0); in rmw_clear()
223 intel_uncore_rmw(uncore, reg, 0, 0); in clear_register()
|
| D | intel_ggtt_fencing.c | 905 intel_uncore_rmw(uncore, DISP_ARB_CTL, 0, DISP_TILE_SURFACE_SWIZZLING); in intel_gt_init_swizzling()
910 intel_uncore_rmw(uncore, TILECTL, 0, TILECTL_SWZCTL); in intel_gt_init_swizzling()
|
| D | intel_gtt.c | 456 intel_uncore_rmw(uncore, in gtt_write_workarounds()
|
| /linux-6.1.9/drivers/gpu/drm/i915/display/ |
| D | intel_de.h | 34 intel_uncore_rmw(&i915->uncore, reg, clear, set); in intel_de_rmw()
|
| D | intel_snps_phy.c | 56 intel_uncore_rmw(&dev_priv->uncore, SNPS_PHY_TX_REQ(phy), in intel_snps_phy_update_psr_power_state()
1787 intel_uncore_rmw(&dev_priv->uncore, enable_reg, 0, PLL_ENABLE); in intel_mpllb_enable()
1832 intel_uncore_rmw(&i915->uncore, enable_reg, PLL_ENABLE, 0); in intel_mpllb_disable()
1838 intel_uncore_rmw(&i915->uncore, SNPS_PHY_MPLLB_DIV(phy), in intel_mpllb_disable()
|
| D | intel_display_power.c | 1667 intel_uncore_rmw(&dev_priv->uncore, GEN11_CHICKEN_DCPR_2, 0, val); in icl_display_core_init()
|
| D | skl_watermark.c | 3145 intel_uncore_rmw(&i915->uncore, DISP_ARB_CTL2, DISP_IPC_ENABLE, in skl_watermark_ipc_update()
|
| /linux-6.1.9/drivers/gpu/drm/i915/gt/uc/ |
| D | intel_guc_fw.c | 38 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, in guc_prepare_xfer()
|
| D | intel_guc_slpc.c | 554 intel_uncore_rmw(gt->uncore, in intel_guc_pm_intrmsk_enable()
|
| /linux-6.1.9/drivers/gpu/drm/i915/ |
| D | i915_perf.c | 908 intel_uncore_rmw(uncore, oastatus_reg, in gen8_oa_read()
2069 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, in hsw_enable_metric_set()
2071 intel_uncore_rmw(uncore, GEN6_UCGCTL1, in hsw_enable_metric_set()
2083 intel_uncore_rmw(uncore, GEN6_UCGCTL1, in hsw_disable_metric_set()
2085 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, in hsw_disable_metric_set()
2088 intel_uncore_rmw(uncore, GDT_CHICKEN_BITS, GT_NOA_ENABLE, 0); in hsw_disable_metric_set()
2597 intel_uncore_rmw(uncore, GDT_CHICKEN_BITS, GT_NOA_ENABLE, 0); in gen8_disable_metric_set()
2608 intel_uncore_rmw(uncore, RPM_CONFIG1, GEN10_GT_NOA_ENABLE, 0); in gen11_disable_metric_set()
2623 intel_uncore_rmw(uncore, RPM_CONFIG1, GEN10_GT_NOA_ENABLE, 0); in gen12_disable_metric_set()
|
| D | intel_uncore.h | 434 static inline void intel_uncore_rmw(struct intel_uncore *uncore, in intel_uncore_rmw() function
|
| D | intel_pm.c | 4353 intel_uncore_rmw(&dev_priv->uncore, GEN8_CHICKEN_DCPR_1, in icl_init_clock_gating()
4371 intel_uncore_rmw(&dev_priv->uncore, CLKREQ_POLICY, in gen12lp_init_clock_gating()
4400 intel_uncore_rmw(&dev_priv->uncore, XEHP_CLOCK_GATE_DIS, 0, SGR_DIS); in xehpsdv_init_clock_gating()
4406 intel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0, in dg2_init_clock_gating()
4414 intel_uncore_rmw(&i915->uncore, XEHP_CLOCK_GATE_DIS, 0, in dg2_init_clock_gating()
4422 intel_uncore_rmw(&dev_priv->uncore, XEHP_CLOCK_GATE_DIS, 0, SGR_DIS); in pvc_init_clock_gating()
4426 intel_uncore_rmw(&dev_priv->uncore, XEHP_CLOCK_GATE_DIS, 0, SGSI_SIDECLK_DIS); in pvc_init_clock_gating()
|