Home
last modified time | relevance | path

Searched refs:intel_dkl_phy_read (Results 1 – 5 of 5) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/i915/display/
Dintel_dkl_phy.h16 intel_dkl_phy_read(struct drm_i915_private *i915, i915_reg_t reg, int ln);
Dintel_dkl_phy.c36 intel_dkl_phy_read(struct drm_i915_private *i915, i915_reg_t reg, int ln) in intel_dkl_phy_read() function
Dintel_dpll_mgr.c3512 hw_state->mg_refclkin_ctl = intel_dkl_phy_read(dev_priv, in dkl_pll_get_hw_state()
3517 intel_dkl_phy_read(dev_priv, DKL_CLKTOP2_HSCLKCTL(tc_port), 2); in dkl_pll_get_hw_state()
3525 intel_dkl_phy_read(dev_priv, DKL_CLKTOP2_CORECLKCTL1(tc_port), 2); in dkl_pll_get_hw_state()
3529 hw_state->mg_pll_div0 = intel_dkl_phy_read(dev_priv, DKL_PLL_DIV0(tc_port), 2); in dkl_pll_get_hw_state()
3535 hw_state->mg_pll_div1 = intel_dkl_phy_read(dev_priv, DKL_PLL_DIV1(tc_port), 2); in dkl_pll_get_hw_state()
3539 hw_state->mg_pll_ssc = intel_dkl_phy_read(dev_priv, DKL_PLL_SSC(tc_port), 2); in dkl_pll_get_hw_state()
3545 hw_state->mg_pll_bias = intel_dkl_phy_read(dev_priv, DKL_PLL_BIAS(tc_port), 2); in dkl_pll_get_hw_state()
3550 intel_dkl_phy_read(dev_priv, DKL_PLL_TDC_COLDST_BIAS(tc_port), 2); in dkl_pll_get_hw_state()
3739 val = intel_dkl_phy_read(dev_priv, DKL_REFCLKIN_CTL(tc_port), 2); in dkl_pll_write()
3744 val = intel_dkl_phy_read(dev_priv, DKL_CLKTOP2_CORECLKCTL1(tc_port), 2); in dkl_pll_write()
[all …]
Dintel_display_power_well.c534 if (wait_for(intel_dkl_phy_read(dev_priv, DKL_CMN_UC_DW_27(tc_port), 2) & in icl_tc_phy_aux_power_well_enable()
Dintel_ddi.c2020 ln0 = intel_dkl_phy_read(dev_priv, DKL_DP_MODE(tc_port), 0); in icl_program_mg_dp_mode()
2021 ln1 = intel_dkl_phy_read(dev_priv, DKL_DP_MODE(tc_port), 1); in icl_program_mg_dp_mode()