/linux-6.1.9/drivers/gpu/drm/i915/display/ |
D | intel_sprite.c | 161 intel_de_write_fw(dev_priv, SPCSCYGOFF(plane_id), in chv_sprite_update_csc() 163 intel_de_write_fw(dev_priv, SPCSCCBOFF(plane_id), in chv_sprite_update_csc() 165 intel_de_write_fw(dev_priv, SPCSCCROFF(plane_id), in chv_sprite_update_csc() 168 intel_de_write_fw(dev_priv, SPCSCC01(plane_id), in chv_sprite_update_csc() 170 intel_de_write_fw(dev_priv, SPCSCC23(plane_id), in chv_sprite_update_csc() 172 intel_de_write_fw(dev_priv, SPCSCC45(plane_id), in chv_sprite_update_csc() 174 intel_de_write_fw(dev_priv, SPCSCC67(plane_id), in chv_sprite_update_csc() 176 intel_de_write_fw(dev_priv, SPCSCC8(plane_id), SPCSC_C0(csc[8])); in chv_sprite_update_csc() 178 intel_de_write_fw(dev_priv, SPCSCYGICLAMP(plane_id), in chv_sprite_update_csc() 180 intel_de_write_fw(dev_priv, SPCSCCBICLAMP(plane_id), in chv_sprite_update_csc() [all …]
|
D | intel_color.c | 192 intel_de_write_fw(dev_priv, PIPE_CSC_PREOFF_HI(pipe), preoff[0]); in ilk_update_pipe_csc() 193 intel_de_write_fw(dev_priv, PIPE_CSC_PREOFF_ME(pipe), preoff[1]); in ilk_update_pipe_csc() 194 intel_de_write_fw(dev_priv, PIPE_CSC_PREOFF_LO(pipe), preoff[2]); in ilk_update_pipe_csc() 196 intel_de_write_fw(dev_priv, PIPE_CSC_COEFF_RY_GY(pipe), in ilk_update_pipe_csc() 198 intel_de_write_fw(dev_priv, PIPE_CSC_COEFF_BY(pipe), coeff[2] << 16); in ilk_update_pipe_csc() 200 intel_de_write_fw(dev_priv, PIPE_CSC_COEFF_RU_GU(pipe), in ilk_update_pipe_csc() 202 intel_de_write_fw(dev_priv, PIPE_CSC_COEFF_BU(pipe), coeff[5] << 16); in ilk_update_pipe_csc() 204 intel_de_write_fw(dev_priv, PIPE_CSC_COEFF_RV_GV(pipe), in ilk_update_pipe_csc() 206 intel_de_write_fw(dev_priv, PIPE_CSC_COEFF_BV(pipe), coeff[8] << 16); in ilk_update_pipe_csc() 209 intel_de_write_fw(dev_priv, PIPE_CSC_POSTOFF_HI(pipe), in ilk_update_pipe_csc() [all …]
|
D | skl_scaler.c | 351 intel_de_write_fw(dev_priv, GLK_PS_COEF_INDEX_SET(pipe, id, set), in glk_program_nearest_filter_coefs() 364 intel_de_write_fw(dev_priv, GLK_PS_COEF_DATA_SET(pipe, id, set), in glk_program_nearest_filter_coefs() 368 intel_de_write_fw(dev_priv, GLK_PS_COEF_INDEX_SET(pipe, id, set), 0); in glk_program_nearest_filter_coefs() 441 intel_de_write_fw(dev_priv, SKL_PS_CTRL(pipe, id), ps_ctrl); in skl_pfit_enable() 443 intel_de_write_fw(dev_priv, SKL_PS_VPHASE(pipe, id), in skl_pfit_enable() 445 intel_de_write_fw(dev_priv, SKL_PS_HPHASE(pipe, id), in skl_pfit_enable() 447 intel_de_write_fw(dev_priv, SKL_PS_WIN_POS(pipe, id), in skl_pfit_enable() 449 intel_de_write_fw(dev_priv, SKL_PS_WIN_SZ(pipe, id), in skl_pfit_enable() 504 intel_de_write_fw(dev_priv, SKL_PS_CTRL(pipe, scaler_id), ps_ctrl); in skl_program_plane_scaler() 505 intel_de_write_fw(dev_priv, SKL_PS_VPHASE(pipe, scaler_id), in skl_program_plane_scaler() [all …]
|
D | skl_universal_plane.c | 556 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 0), in icl_program_input_csc() 558 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 1), in icl_program_input_csc() 560 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 2), in icl_program_input_csc() 562 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 3), in icl_program_input_csc() 564 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 4), in icl_program_input_csc() 566 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 5), in icl_program_input_csc() 569 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_PREOFF(pipe, plane_id, 0), in icl_program_input_csc() 571 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_PREOFF(pipe, plane_id, 1), in icl_program_input_csc() 573 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_PREOFF(pipe, plane_id, 2), in icl_program_input_csc() 575 intel_de_write_fw(dev_priv, in icl_program_input_csc() [all …]
|
D | intel_gmbus.c | 389 intel_de_write_fw(i915, GMBUS4(i915), irq_en); in gmbus_wait() 398 intel_de_write_fw(i915, GMBUS4(i915), 0); in gmbus_wait() 420 intel_de_write_fw(i915, GMBUS4(i915), irq_enable); in gmbus_wait_idle() 426 intel_de_write_fw(i915, GMBUS4(i915), 0); in gmbus_wait_idle() 457 intel_de_write_fw(i915, GMBUS0(i915), in gmbus_xfer_read_chunk() 461 intel_de_write_fw(i915, GMBUS1(i915), in gmbus_xfer_read_chunk() 482 intel_de_write_fw(i915, GMBUS0(i915), gmbus0_reg); in gmbus_xfer_read_chunk() 539 intel_de_write_fw(i915, GMBUS3(i915), val); in gmbus_xfer_write_chunk() 540 intel_de_write_fw(i915, GMBUS1(i915), in gmbus_xfer_write_chunk() 550 intel_de_write_fw(i915, GMBUS3(i915), val); in gmbus_xfer_write_chunk() [all …]
|
D | i9xx_plane.c | 422 intel_de_write_fw(dev_priv, DSPSTRIDE(i9xx_plane), in i9xx_plane_update_noarm() 436 intel_de_write_fw(dev_priv, DSPPOS(i9xx_plane), in i9xx_plane_update_noarm() 438 intel_de_write_fw(dev_priv, DSPSIZE(i9xx_plane), in i9xx_plane_update_noarm() 468 intel_de_write_fw(dev_priv, PRIMPOS(i9xx_plane), in i9xx_plane_update_arm() 470 intel_de_write_fw(dev_priv, PRIMSIZE(i9xx_plane), in i9xx_plane_update_arm() 472 intel_de_write_fw(dev_priv, PRIMCNSTALPHA(i9xx_plane), 0); in i9xx_plane_update_arm() 476 intel_de_write_fw(dev_priv, DSPOFFSET(i9xx_plane), in i9xx_plane_update_arm() 479 intel_de_write_fw(dev_priv, DSPLINOFF(i9xx_plane), in i9xx_plane_update_arm() 481 intel_de_write_fw(dev_priv, DSPTILEOFF(i9xx_plane), in i9xx_plane_update_arm() 490 intel_de_write_fw(dev_priv, DSPCNTR(i9xx_plane), dspcntr); in i9xx_plane_update_arm() [all …]
|
D | intel_cursor.c | 283 intel_de_write_fw(dev_priv, CURCNTR(PIPE_A), 0); in i845_cursor_update_arm() 284 intel_de_write_fw(dev_priv, CURBASE(PIPE_A), base); in i845_cursor_update_arm() 285 intel_de_write_fw(dev_priv, CURSIZE(PIPE_A), size); in i845_cursor_update_arm() 286 intel_de_write_fw(dev_priv, CURPOS(PIPE_A), pos); in i845_cursor_update_arm() 287 intel_de_write_fw(dev_priv, CURCNTR(PIPE_A), cntl); in i845_cursor_update_arm() 293 intel_de_write_fw(dev_priv, CURPOS(PIPE_A), pos); in i845_cursor_update_arm() 542 intel_de_write_fw(dev_priv, CUR_FBC_CTL(pipe), in i9xx_cursor_update_arm() 544 intel_de_write_fw(dev_priv, CURCNTR(pipe), cntl); in i9xx_cursor_update_arm() 545 intel_de_write_fw(dev_priv, CURPOS(pipe), pos); in i9xx_cursor_update_arm() 546 intel_de_write_fw(dev_priv, CURBASE(pipe), base); in i9xx_cursor_update_arm() [all …]
|
D | intel_de.h | 78 intel_de_write_fw(struct drm_i915_private *i915, i915_reg_t reg, u32 val) in intel_de_write_fw() function
|
D | intel_dsb.c | 135 intel_de_write_fw(dev_priv, reg, val); in intel_dsb_indexed_reg_write() 212 intel_de_write_fw(dev_priv, reg, val); in intel_dsb_reg_write()
|
D | intel_psr.c | 1532 intel_de_write_fw(dev_priv, PLANE_SEL_FETCH_CTL(pipe, plane->id), 0); in intel_psr2_disable_plane_sel_fetch() 1550 intel_de_write_fw(dev_priv, PLANE_SEL_FETCH_CTL(pipe, plane->id), in intel_psr2_program_plane_sel_fetch() 1559 intel_de_write_fw(dev_priv, PLANE_SEL_FETCH_POS(pipe, plane->id), val); in intel_psr2_program_plane_sel_fetch() 1574 intel_de_write_fw(dev_priv, PLANE_SEL_FETCH_OFFSET(pipe, plane->id), in intel_psr2_program_plane_sel_fetch() 1580 intel_de_write_fw(dev_priv, PLANE_SEL_FETCH_SIZE(pipe, plane->id), val); in intel_psr2_program_plane_sel_fetch() 1582 intel_de_write_fw(dev_priv, PLANE_SEL_FETCH_CTL(pipe, plane->id), in intel_psr2_program_plane_sel_fetch()
|
D | intel_fbc.c | 327 intel_de_write_fw(dev_priv, DSPADDR(i9xx_plane), in i8xx_fbc_nuke() 363 intel_de_write_fw(dev_priv, DSPSURF(i9xx_plane), in i965_fbc_nuke()
|
D | intel_display.c | 1124 intel_de_write_fw(dev_priv, PF_CTL(pipe), PF_ENABLE | in ilk_pfit_enable() 1127 intel_de_write_fw(dev_priv, PF_CTL(pipe), PF_ENABLE | in ilk_pfit_enable() 1129 intel_de_write_fw(dev_priv, PF_WIN_POS(pipe), x << 16 | y); in ilk_pfit_enable() 1130 intel_de_write_fw(dev_priv, PF_WIN_SZ(pipe), width << 16 | height); in ilk_pfit_enable() 2004 intel_de_write_fw(dev_priv, PF_CTL(pipe), 0); in ilk_pfit_disable() 2005 intel_de_write_fw(dev_priv, PF_WIN_POS(pipe), 0); in ilk_pfit_disable() 2006 intel_de_write_fw(dev_priv, PF_WIN_SZ(pipe), 0); in ilk_pfit_disable()
|
D | skl_watermark.c | 2240 intel_de_write_fw(i915, reg, in skl_ddb_entry_write() 2244 intel_de_write_fw(i915, reg, 0); in skl_ddb_entry_write() 2260 intel_de_write_fw(i915, reg, val); in skl_write_wm_level()
|