Searched refs:gpu_write64 (Results 1 – 5 of 5) sorted by relevance
/linux-6.1.9/drivers/gpu/drm/msm/adreno/ |
D | a5xx_preempt.c | 139 gpu_write64(gpu, REG_A5XX_CP_CONTEXT_SWITCH_RESTORE_ADDR_LO, in a5xx_preempt_trigger() 214 gpu_write64(gpu, REG_A5XX_CP_CONTEXT_SWITCH_SMMU_INFO_LO, in a5xx_preempt_hw_init()
|
D | a5xx_gpu.c | 608 gpu_write64(gpu, REG_A5XX_CP_ME_INSTR_BASE_LO, in a5xx_ucode_init() 611 gpu_write64(gpu, REG_A5XX_CP_PFP_INSTR_BASE_LO, in a5xx_ucode_init() 871 gpu_write64(gpu, REG_A5XX_RBBM_SECVID_TSB_TRUSTED_BASE_LO, in a5xx_hw_init() 911 gpu_write64(gpu, REG_A5XX_CP_RB_BASE, REG_A5XX_CP_RB_BASE_HI, in a5xx_hw_init() 938 gpu_write64(gpu, REG_A5XX_CP_RB_RPTR_ADDR, in a5xx_hw_init() 1468 gpu_write64(gpu, REG_A5XX_CP_CRASH_SCRIPT_BASE_LO, in a5xx_crashdumper_run()
|
D | a6xx_gpu.c | 950 gpu_write64(gpu, REG_A6XX_CP_SQE_INSTR_BASE, in a6xx_ucode_init() 1002 gpu_write64(gpu, REG_A6XX_RBBM_SECVID_TSB_TRUSTED_BASE_LO, in hw_init() 1052 gpu_write64(gpu, REG_A6XX_UCHE_GMEM_RANGE_MIN_LO, in hw_init() 1055 gpu_write64(gpu, REG_A6XX_UCHE_GMEM_RANGE_MAX_LO, in hw_init() 1148 gpu_write64(gpu, REG_A6XX_CP_RB_BASE, REG_A6XX_CP_RB_BASE_HI, in hw_init() 1180 gpu_write64(gpu, REG_A6XX_CP_RB_RPTR_ADDR_LO, in hw_init()
|
D | a6xx_gpu_state.c | 150 gpu_write64(gpu, REG_A6XX_CP_CRASH_SCRIPT_BASE_LO, in a6xx_crashdumper_run()
|
/linux-6.1.9/drivers/gpu/drm/msm/ |
D | msm_gpu.h | 575 static inline void gpu_write64(struct msm_gpu *gpu, u32 lo, u32 hi, u64 val) in gpu_write64() function
|