Home
last modified time | relevance | path

Searched refs:gen_synth0_1_parents (Results 1 – 2 of 2) sorted by relevance

/linux-6.1.9/drivers/clk/spear/
Dspear1340_clock.c435 static const char *gen_synth0_1_parents[] = { "vco1div4_clk", "vco3div2_clk", variable
891 clk = clk_register_mux(NULL, "gen_syn0_1_mclk", gen_synth0_1_parents, in spear1340_clk_init()
892 ARRAY_SIZE(gen_synth0_1_parents), in spear1340_clk_init()
Dspear1310_clock.c368 static const char *gen_synth0_1_parents[] = { "vco1div4_clk", "vco3div2_clk", variable
806 clk = clk_register_mux(NULL, "gen_syn0_1_mclk", gen_synth0_1_parents, in spear1310_clk_init()
807 ARRAY_SIZE(gen_synth0_1_parents), in spear1310_clk_init()