Home
last modified time | relevance | path

Searched refs:ena_mask (Results 1 – 5 of 5) sorted by relevance

/linux-6.1.9/drivers/clk/
Dclk-lochnagar.c33 u16 ena_mask; member
88 .ena_mask = LOCHNAGAR1_##ID##_ENA_MASK, \
98 .ena_mask = LOCHNAGAR2_CLK_ENA_MASK, \
153 lclk->ena_mask, lclk->ena_mask); in lochnagar_clk_prepare()
168 ret = regmap_update_bits(regmap, lclk->cfg_reg, lclk->ena_mask, 0); in lochnagar_clk_unprepare()
/linux-6.1.9/drivers/pinctrl/cirrus/
Dpinctrl-lochnagar.c374 .ena_mask = LOCHNAGAR1_##ID##_ENA_MASK, \
386 .ena_mask = LOCHNAGAR2_AIF_ENA_MASK, \
400 u16 ena_mask; member
879 aif->ena_mask, aif->ena_mask); in lochnagar_aif_set_mux()
/linux-6.1.9/drivers/net/ethernet/intel/ice/
Dice_main.c3017 u32 oicr, ena_mask; in ice_misc_intr() local
3025 ena_mask = rd32(hw, PFINT_OICR_ENA); in ice_misc_intr()
3028 ena_mask &= ~PFINT_OICR_SWINT_M; in ice_misc_intr()
3033 ena_mask &= ~PFINT_OICR_MAL_DETECT_M; in ice_misc_intr()
3044 ena_mask &= ~PFINT_OICR_VFLR_M; in ice_misc_intr()
3053 ena_mask &= ~PFINT_OICR_GRST_M; in ice_misc_intr()
3095 ena_mask &= ~PFINT_OICR_TSYN_TX_M; in ice_misc_intr()
3108 ena_mask &= ~PFINT_OICR_TSYN_EVNT_M; in ice_misc_intr()
3116 ena_mask &= ~ICE_AUX_CRIT_ERR; in ice_misc_intr()
3120 oicr &= ena_mask; in ice_misc_intr()
Dice_flex_pipe.c3587 u32 ena_mask = 0; in ice_update_prof_masking() local
3598 ena_mask |= BIT(idx); in ice_update_prof_masking()
3608 for (i = 0; i < BITS_PER_BYTE * sizeof(ena_mask); i++) in ice_update_prof_masking()
3609 if (ena_mask & BIT(i)) in ice_update_prof_masking()
3616 ice_write_prof_mask_enable_res(hw, blk, prof_id, ena_mask); in ice_update_prof_masking()
3619 hw->blk[blk].es.mask_ena[prof_id] = ena_mask; in ice_update_prof_masking()
/linux-6.1.9/drivers/net/ethernet/intel/i40e/
Di40e_main.c4262 u32 val, ena_mask; in i40e_intr() local
4265 ena_mask = rd32(hw, I40E_PFINT_ICR0_ENA); in i40e_intr()
4278 ena_mask &= ~I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK; in i40e_intr()
4299 ena_mask &= ~I40E_PFINT_ICR0_ENA_ADMINQ_MASK; in i40e_intr()
4305 ena_mask &= ~I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK; in i40e_intr()
4317 ena_mask &= ~I40E_PFINT_ICR0_ENA_VFLR_MASK; in i40e_intr()
4325 ena_mask &= ~I40E_PFINT_ICR0_ENA_GRST_MASK; in i40e_intr()
4363 icr0_remaining = icr0 & ena_mask; in i40e_intr()
4374 ena_mask &= ~icr0_remaining; in i40e_intr()
4380 wr32(hw, I40E_PFINT_ICR0_ENA, ena_mask); in i40e_intr()