Home
last modified time | relevance | path

Searched refs:ecclk (Results 1 – 25 of 34) sorted by relevance

12

/linux-6.1.9/drivers/gpu/drm/radeon/
Dtrinity_dpm.c951 (old_rps->ecclk != new_rps->ecclk)) { in trinity_set_vce_clock()
953 if (new_rps->evclk || new_rps->ecclk) in trinity_set_vce_clock()
957 radeon_set_vce_clocks(rdev, new_rps->evclk, new_rps->ecclk); in trinity_set_vce_clock()
1461 u32 evclk, u32 ecclk, u16 *voltage) in trinity_get_vce_clock_voltage() argument
1468 if (((evclk == 0) && (ecclk == 0)) || in trinity_get_vce_clock_voltage()
1476 (ecclk <= table->entries[i].ecclk)) { in trinity_get_vce_clock_voltage()
1512 new_rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk; in trinity_apply_state_adjust_rules()
1515 new_rps->ecclk = 0; in trinity_apply_state_adjust_rules()
1532 trinity_get_vce_clock_voltage(rdev, new_rps->evclk, new_rps->ecclk, &min_vce_voltage); in trinity_apply_state_adjust_rules()
Dradeon_asic.h697 int tn_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);
749 int si_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);
787 int cik_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);
Dsi_dpm.c2915 u32 evclk, u32 ecclk, u16 *voltage) in si_get_vce_clock_voltage() argument
2922 if (((evclk == 0) && (ecclk == 0)) || in si_get_vce_clock_voltage()
2930 (ecclk <= table->entries[i].ecclk)) { in si_get_vce_clock_voltage()
2989 rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk; in si_apply_state_adjust_rules()
2990 si_get_vce_clock_voltage(rdev, rps->evclk, rps->ecclk, in si_apply_state_adjust_rules()
2994 rps->ecclk = 0; in si_apply_state_adjust_rules()
5916 (old_rps->ecclk != new_rps->ecclk)) { in si_set_vce_clock()
5918 if (new_rps->evclk || new_rps->ecclk) in si_set_vce_clock()
5922 radeon_set_vce_clocks(rdev, new_rps->evclk, new_rps->ecclk); in si_set_vce_clock()
Dkv_dpm.c1953 new_rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk; in kv_apply_state_adjust_rules()
1956 new_rps->ecclk = 0; in kv_apply_state_adjust_rules()
2020 new_rps->evclk || new_rps->ecclk; in kv_apply_state_adjust_rules()
Dradeon.h1377 u32 ecclk; member
1470 u32 ecclk; member
1561 u32 ecclk; member
1990 int (*set_vce_clocks)(struct radeon_device *rdev, u32 evclk, u32 ecclk);
Dr600_dpm.c1109 rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].ecclk = in r600_parse_extended_power_table()
1124 rdev->pm.dpm.vce_states[i].ecclk = in r600_parse_extended_power_table()
/linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu8_hwmgr.c79 if (clock <= ptable->entries[i].ecclk) in smu8_get_eclk_level()
87 if (clock >= ptable->entries[i].ecclk) in smu8_get_eclk_level()
538 (i < vce_table->count) ? vce_table->entries[i].ecclk : 0; in smu8_upload_pptable_to_smu()
624 clock = table->entries[level].ecclk; in smu8_init_vce_limit()
626 clock = table->entries[table->count - 1].ecclk; in smu8_init_vce_limit()
1278 ptable->entries[ptable->count - 1].ecclk; in smu8_dpm_update_vce_dpm()
1723 uint32_t sclk, vclk, dclk, ecclk, tmp, activity_percent; in smu8_read_sensor() local
1781 ecclk = vce_table->entries[vce_index].ecclk; in smu8_read_sensor()
1782 *((uint32_t *)value) = ecclk; in smu8_read_sensor()
Dsmu10_hwmgr.h132 uint32_t ecclk; member
Dsmu8_hwmgr.h148 uint32_t ecclk; member
Dsmu7_hwmgr.h74 uint32_t ecclk; member
Dvega10_hwmgr.h102 uint32_t ecclk; member
Dvega20_hwmgr.h119 uint32_t ecclk; member
Dprocesspptables.c1254 vce_table->entries[i].ecclk = ((unsigned long)entry->ucECClkHigh << 16) in get_vce_clock_voltage_limit_table()
1689 …vce_state->ecclk = ((uint32_t)vce_clock_info->ucECClkHigh << 16) | le16_to_cpu(vce_clock_info->usE… in get_vce_state_table_entry()
/linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/inc/
Dpower_state.h181 unsigned long ecclk; member
Dhwmgr.h103 uint32_t ecclk; member
157 uint32_t ecclk; member
/linux-6.1.9/drivers/gpu/drm/amd/pm/inc/
Damdgpu_dpm.h64 u32 ecclk; member
160 u32 ecclk; member
/linux-6.1.9/drivers/gpu/drm/amd/pm/legacy-dpm/
Dkv_dpm.c2225 new_rps->ecclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].ecclk; in kv_apply_state_adjust_rules()
2228 new_rps->ecclk = 0; in kv_apply_state_adjust_rules()
2292 new_rps->evclk || new_rps->ecclk; in kv_apply_state_adjust_rules()
3264 *equal &= ((cps->evclk == rps->evclk) && (cps->ecclk == rps->ecclk)); in kv_check_state_equal()
Dsi_dpm.c3031 u32 evclk, u32 ecclk, u16 *voltage) in si_get_vce_clock_voltage() argument
3038 if (((evclk == 0) && (ecclk == 0)) || in si_get_vce_clock_voltage()
3046 (ecclk <= table->entries[i].ecclk)) { in si_get_vce_clock_voltage()
3462 rps->ecclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].ecclk; in si_apply_state_adjust_rules()
3463 si_get_vce_clock_voltage(adev, rps->evclk, rps->ecclk, in si_apply_state_adjust_rules()
3467 rps->ecclk = 0; in si_apply_state_adjust_rules()
7010 (old_rps->ecclk != new_rps->ecclk)) { in si_set_vce_clock()
7012 if (new_rps->evclk || new_rps->ecclk) { in si_set_vce_clock()
8009 *equal &= ((cps->evclk == rps->evclk) && (cps->ecclk == rps->ecclk)); in si_check_state_equal()
Dlegacy_dpm.c455 adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].ecclk = in amdgpu_parse_extended_power_table()
471 adev->pm.dpm.vce_states[i].ecclk = in amdgpu_parse_extended_power_table()
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Dsi.c1898 static int si_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk) in si_set_vce_clocks() argument
1912 if (!evclk || !ecclk) { in si_set_vce_clocks()
1919 r = si_calc_upll_dividers(adev, evclk, ecclk, 125000, 250000, in si_set_vce_clocks()
Dcik.c1493 static int cik_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk) in cik_set_vce_clocks() argument
1501 ecclk, false, &dividers); in cik_set_vce_clocks()
Dsoc21.c370 static int soc21_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk) in soc21_set_vce_clocks() argument
Dvi.c1054 static int vi_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk) in vi_set_vce_clocks() argument
1078 ecclk, false, &dividers); in vi_set_vce_clocks()
Dnv.c506 static int nv_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk) in nv_set_vce_clocks() argument
/linux-6.1.9/drivers/gpu/drm/amd/include/
Dkgd_pp_interface.h39 u32 ecclk; member

12