| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| D | dcn31_fpu.c | 126 .dppclk_mhz = 1200.0,
135 .dppclk_mhz = 1200.0,
144 .dppclk_mhz = 1200.0,
153 .dppclk_mhz = 1200.0,
162 .dppclk_mhz = 1200.0,
369 .dppclk_mhz = 556.0,
378 .dppclk_mhz = 625.0,
387 .dppclk_mhz = 625.0,
396 .dppclk_mhz = 1112.0,
405 .dppclk_mhz = 1250.0,
[all …]
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn301/ |
| D | dcn301_fpu.c | 121 .dppclk_mhz = 1015.0,
133 .dppclk_mhz = 1015.0,
145 .dppclk_mhz = 1015.0,
157 .dppclk_mhz = 1015.0,
169 .dppclk_mhz = 1015.0,
358 s[i].dppclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn301_update_bw_bounding_box()
460 …pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&context->bw_ctx.dml, pipes, pipe_cnt,… in dcn301_calculate_wm_and_dlg_fp()
464 pipes[pipe_idx].clks_cfg.dppclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dppclk_mhz; in dcn301_calculate_wm_and_dlg_fp()
468 if (dc->debug.min_dpp_clk_khz > pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000) in dcn301_calculate_wm_and_dlg_fp()
469 pipes[pipe_idx].clks_cfg.dppclk_mhz = dc->debug.min_dpp_clk_khz / 1000.0; in dcn301_calculate_wm_and_dlg_fp()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
| D | dcn314_fpu.c | 105 .dppclk_mhz = 1200.0,
114 .dppclk_mhz = 1200.0,
123 .dppclk_mhz = 1200.0,
132 .dppclk_mhz = 1200.0,
141 .dppclk_mhz = 1200.0,
210 if (clk_table->entries[i].dppclk_mhz > max_dppclk_mhz) in dcn314_update_bw_bounding_box_fpu()
211 max_dppclk_mhz = clk_table->entries[i].dppclk_mhz; in dcn314_update_bw_bounding_box_fpu()
246 clock_limits[i].dppclk_mhz = max_dppclk_mhz ? max_dppclk_mhz : in dcn314_update_bw_bounding_box_fpu()
247 dcn3_14_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn314_update_bw_bounding_box_fpu()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | dcn20_fpu.c | 226 .dppclk_mhz = 513.0,
237 .dppclk_mhz = 642.0,
248 .dppclk_mhz = 734.0,
259 .dppclk_mhz = 1100.0,
270 .dppclk_mhz = 1284.0,
282 .dppclk_mhz = 1284.0,
337 .dppclk_mhz = 513.0,
348 .dppclk_mhz = 642.0,
359 .dppclk_mhz = 734.0,
370 .dppclk_mhz = 1100.0,
[all …]
|
| D | display_rq_dlg_calc_20.c | 813 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml20_rq_dlg_get_dlg_params()
|
| D | display_rq_dlg_calc_20v2.c | 813 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml20v2_rq_dlg_get_dlg_params()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn302/ |
| D | dcn302_fpu.c | 118 .dppclk_mhz = 300.0,
228 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in dcn302_fpu_update_bw_bounding_box()
229 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn302_fpu_update_bw_bounding_box()
238 max_dppclk_mhz = dcn3_02_soc.clock_limits[0].dppclk_mhz; in dcn302_fpu_update_bw_bounding_box()
316 dcn3_02_soc.clock_limits[i].dppclk_mhz = max_dppclk_mhz; in dcn302_fpu_update_bw_bounding_box()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn303/ |
| D | dcn303_fpu.c | 117 .dppclk_mhz = 300.0,
224 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in dcn303_fpu_update_bw_bounding_box()
225 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn303_fpu_update_bw_bounding_box()
234 max_dppclk_mhz = dcn3_03_soc.clock_limits[0].dppclk_mhz; in dcn303_fpu_update_bw_bounding_box()
311 dcn3_03_soc.clock_limits[i].dppclk_mhz = max_dppclk_mhz; in dcn303_fpu_update_bw_bounding_box()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn321/ |
| D | dcn321_fpu.c | 112 .dppclk_mhz = 2150.0,
282 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in build_synthetic_soc_states()
283 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in build_synthetic_soc_states()
312 entry.dppclk_mhz = max_dppclk_mhz; in build_synthetic_soc_states()
572 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in dcn321_update_bw_bounding_box_fpu()
573 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn321_update_bw_bounding_box_fpu()
582 max_dppclk_mhz = dcn3_21_soc.clock_limits[0].dppclk_mhz; in dcn321_update_bw_bounding_box_fpu()
660 dcn3_21_soc.clock_limits[i].dppclk_mhz = max_dppclk_mhz; in dcn321_update_bw_bounding_box_fpu()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/ |
| D | dcn315_clk_mgr.c | 242 .dppclk_mhz = 640,
250 .dppclk_mhz = 739,
258 .dppclk_mhz = 960,
266 .dppclk_mhz = 1200,
274 .dppclk_mhz = 1372,
520 bw_params->clk_table.entries[i].dppclk_mhz = clock_table->DppClocks[i]; in dcn315_clk_mgr_helper_populate_bw_params()
538 …bw_params->clk_table.entries[i].dppclk_mhz = find_max_clk_value(clock_table->DppClocks, NUM_DPPCLK… in dcn315_clk_mgr_helper_populate_bw_params()
559 if (!bw_params->clk_table.entries[i].dppclk_mhz) in dcn315_clk_mgr_helper_populate_bw_params()
560 bw_params->clk_table.entries[i].dppclk_mhz = def_max.dppclk_mhz; in dcn315_clk_mgr_helper_populate_bw_params()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| D | dcn30_fpu.c | 130 .dppclk_mhz = 300.0,
509 …pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&context->bw_ctx.dml, pipes, pipe_cnt,… in dcn30_fpu_calculate_wm_and_dlg()
513 pipes[pipe_idx].clks_cfg.dppclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dppclk_mhz; in dcn30_fpu_calculate_wm_and_dlg()
517 if (dc->debug.min_dpp_clk_khz > pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000) in dcn30_fpu_calculate_wm_and_dlg()
518 pipes[pipe_idx].clks_cfg.dppclk_mhz = dc->debug.min_dpp_clk_khz / 1000.0; in dcn30_fpu_calculate_wm_and_dlg()
553 dcn30_bb_max_clk->max_dppclk_mhz = dcn3_0_soc.clock_limits[0].dppclk_mhz; in dcn30_fpu_update_max_clk()
603 dcn3_0_soc.clock_limits[i].dppclk_mhz = dcn30_bb_max_clk->max_dppclk_mhz; in dcn30_fpu_update_bw_bounding_box()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| D | dcn32_fpu.c | 113 .dppclk_mhz = 2150.0,
410 …requency > context->bw_ctx.dml.soc.clock_limits[context->bw_ctx.dml.soc.num_states - 1].dppclk_mhz) in dcn32_predict_pipe_split()
1152 pipes[0].clks_cfg.dppclk_mhz = get_dppclk_calculated(&context->bw_ctx.dml, pipes, *pipe_cnt, 0); in dcn32_full_validate_bw_helper()
1304 if (context->bw_ctx.bw.dcn.clk.dppclk_khz < pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000) in dcn32_calculate_dlg_params()
1305 context->bw_ctx.bw.dcn.clk.dppclk_khz = pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000; in dcn32_calculate_dlg_params()
1306 context->res_ctx.pipe_ctx[i].plane_res.bw.dppclk_khz = pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000; in dcn32_calculate_dlg_params()
1313 …w_ctx.bw.dcn.clk.max_supported_dppclk_khz = context->bw_ctx.dml.soc.clock_limits[vlevel].dppclk_mhz in dcn32_calculate_dlg_params()
1990 …pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&context->bw_ctx.dml, pipes, pipe_cnt,… in dcn32_calculate_wm_and_dlg_fpu()
1994 pipes[pipe_idx].clks_cfg.dppclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dppclk_mhz; in dcn32_calculate_wm_and_dlg_fpu()
1998 if (dc->debug.min_dpp_clk_khz > pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000) in dcn32_calculate_wm_and_dlg_fpu()
[all …]
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/ |
| D | dcn314_clk_mgr.c | 630 bw_params->clk_table.entries[i].dppclk_mhz = max_dppclk; in dcn314_clk_mgr_helper_populate_bw_params()
646 bw_params->clk_table.entries[i].dppclk_mhz = max_dppclk; in dcn314_clk_mgr_helper_populate_bw_params()
656 …bw_params->clk_table.entries[i].dppclk_mhz = find_max_clk_value(clock_table->DppClocks, NUM_DPPCLK… in dcn314_clk_mgr_helper_populate_bw_params()
678 if (!bw_params->clk_table.entries[i].dppclk_mhz) in dcn314_clk_mgr_helper_populate_bw_params()
679 bw_params->clk_table.entries[i].dppclk_mhz = def_max.dppclk_mhz; in dcn314_clk_mgr_helper_populate_bw_params()
|
| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_socbb.h | 35 uint32_t dppclk_mhz; member
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/ |
| D | display_mode_structs.h | 168 double dppclk_mhz; member
547 double dppclk_mhz; member
|
| D | display_mode_vba.c | 68 if (need_recalculate && pipes[0].clks_cfg.dppclk_mhz != 0) in dml_get_voltage_level()
400 mode_lib->vba.MaxDppclk[i] = soc->clock_limits[i].dppclk_mhz; in fetch_socbb_params()
701 mode_lib->vba.DPPCLK[mode_lib->vba.NumberOfActivePlanes] = clks->dppclk_mhz; in fetch_pipe_params()
1098 if (mode_lib->vba.cache_pipes[pipe_idx].clks_cfg.dppclk_mhz > 0.0) in ModeSupportAndSystemConfiguration()
1099 mode_lib->vba.DPPCLK[k] = mode_lib->vba.cache_pipes[pipe_idx].clks_cfg.dppclk_mhz; in ModeSupportAndSystemConfiguration()
1101 mode_lib->vba.DPPCLK[k] = soc->clock_limits[mode_lib->vba.VoltageLevel].dppclk_mhz; in ModeSupportAndSystemConfiguration()
|
| D | display_mode_lib.c | 279 dml_print("DML PARAMS: dppclk_mhz = %3.2f\n", clks_cfg->dppclk_mhz); in dml_log_pipe_params()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn201/ |
| D | dcn201_resource.c | 147 .dppclk_mhz = 300.0,
158 .dppclk_mhz = 1200.0,
169 .dppclk_mhz = 1200.0,
180 .dppclk_mhz = 1200.0,
191 .dppclk_mhz = 1200.0,
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| D | clk_mgr.h | 92 unsigned int dppclk_mhz; member
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/ |
| D | dcn32_clk_mgr.c | 221 if (clk_mgr_base->bw_params->clk_table.entries[i].dppclk_mhz in dcn32_init_clocks()
223 clk_mgr_base->bw_params->clk_table.entries[i].dppclk_mhz in dcn32_init_clocks()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/ |
| D | dcn30_clk_mgr.c | 155 &clk_mgr_base->bw_params->clk_table.entries[0].dppclk_mhz, in dcn3_init_clocks()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
| D | dcn316_clk_mgr.c | 551 bw_params->clk_table.entries[i].dppclk_mhz = max_dppclk; in dcn316_clk_mgr_helper_populate_bw_params()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
| D | dcn31_clk_mgr.c | 608 bw_params->clk_table.entries[i].dppclk_mhz = max_dppclk; in dcn31_clk_mgr_helper_populate_bw_params()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_resource.c | 2130 if (bw_params->clk_table.entries[i].dppclk_mhz > dcn30_bb_max_clk.max_dppclk_mhz) in dcn30_update_bw_bounding_box()
2131 dcn30_bb_max_clk.max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn30_update_bw_bounding_box()
|
| /linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| D | display_rq_dlg_calc_21.c | 859 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml_rq_dlg_get_dlg_params()
|