/linux-6.1.9/drivers/clk/rockchip/ |
D | clk.h | 427 int div_shift, int div_width, 473 u8 div_width; member 496 .div_width = dw, \ 518 .div_width = dw, \ 536 .div_width = dw, \ 554 .div_width = dw, \ 594 .div_width = dw, \ 613 .div_width = dw, \ 629 .div_width = 16, \ 646 .div_width = 16, \ [all …]
|
D | clk-ddr.c | 22 int div_width; member 94 int div_shift, int div_width, in rockchip_clk_register_ddrclk() argument 130 ddrclk->div_width = div_width; in rockchip_clk_register_ddrclk()
|
D | clk.c | 44 int div_offset, u8 div_shift, u8 div_width, u8 div_flags, in rockchip_clk_register_branch() argument 86 if (div_width > 0) { in rockchip_clk_register_branch() 99 div->width = div_width; in rockchip_clk_register_branch() 480 list->div_shift, list->div_width, in rockchip_clk_register_branches() 487 list->div_shift, list->div_width, in rockchip_clk_register_branches() 505 list->div_width, list->div_flags, in rockchip_clk_register_branches() 524 list->div_shift, list->div_width, in rockchip_clk_register_branches() 548 list->div_shift, list->div_width, in rockchip_clk_register_branches() 558 list->div_width, list->div_flags, in rockchip_clk_register_branches()
|
D | clk-half-divider.c | 163 u8 div_shift, u8 div_width, in rockchip_clk_register_halfdiv() argument 202 if (div_width > 0) { in rockchip_clk_register_halfdiv() 210 div->width = div_width; in rockchip_clk_register_halfdiv()
|
/linux-6.1.9/drivers/clk/x86/ |
D | clk-cgu.h | 188 u8 div_width; member 236 .div_width = _width, \ 276 .div_width = _width, \ 296 .div_width = _width, \
|
D | clk-cgu.c | 32 list->div_width, list->div_val); in lgm_clk_register_fixed() 221 u8 width = list->div_width; in lgm_clk_register_divider() 279 list->div_width, list->div_val); in lgm_clk_register_fixed_factor()
|
/linux-6.1.9/drivers/clk/mediatek/ |
D | clk-mtk.h | 166 unsigned char div_width; member 177 .div_width = _width, \
|
D | clk-mt8167.c | 664 .div_width = _width, \ 694 .div_width = _width, \
|
D | clk-mtk.c | 399 mcd->div_width, mcd->clk_divider_flags, lock); in mtk_clk_register_dividers()
|
D | clk-mt8516.c | 474 .div_width = _width, \
|
D | clk-mt8365.c | 556 .div_width = _width, \
|
/linux-6.1.9/drivers/clk/socfpga/ |
D | clk-gate-s10.c | 152 socfpga_clk->width = clks->div_width; in s10_register_gate() 210 socfpga_clk->width = clks->div_width; in agilex_register_gate()
|
D | stratix10-clk.h | 68 u8 div_width; member
|
/linux-6.1.9/drivers/clk/ |
D | clk-bm1880.c | 121 s8 div_width; member 153 .div_width = _div_width, \ 813 div_hws->div.width = clks->div_width; in bm1880_clk_register_composite()
|
D | clk-k210.c | 37 u8 div_width; member 57 .div_width = (_width), \ 759 div_val = (reg >> cfg->div_shift) & GENMASK(cfg->div_width - 1, 0); in k210_clk_get_rate()
|