| /linux-6.1.9/drivers/clk/samsung/ |
| D | clk-cpu.c | 140 unsigned long div0; in exynos_set_safe_div() local
142 div0 = readl(base + E4210_DIV_CPU0); in exynos_set_safe_div()
143 div0 = (div0 & ~mask) | (div & mask); in exynos_set_safe_div()
144 writel(div0, base + E4210_DIV_CPU0); in exynos_set_safe_div()
155 unsigned long div0, div1 = 0, mux_reg; in exynos_cpuclk_pre_rate_change() local
172 div0 = cfg_data->div0; in exynos_cpuclk_pre_rate_change()
203 div0 |= alt_div; in exynos_cpuclk_pre_rate_change()
212 writel(div0, base + E4210_DIV_CPU0); in exynos_cpuclk_pre_rate_change()
251 div |= (cfg_data->div0 & E4210_DIV0_ATB_MASK); in exynos_cpuclk_post_rate_change()
268 unsigned long div0; in exynos5433_set_safe_div() local
[all …]
|
| D | clk-cpu.h | 27 unsigned long div0; member
|
| /linux-6.1.9/drivers/clk/uniphier/ |
| D | clk-uniphier.h | 110 #define UNIPHIER_CLK_DIV2(parent, div0, div1) \ argument
111 UNIPHIER_CLK_DIV(parent, div0), \
114 #define UNIPHIER_CLK_DIV3(parent, div0, div1, div2) \ argument
115 UNIPHIER_CLK_DIV2(parent, div0, div1), \
118 #define UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3) \ argument
119 UNIPHIER_CLK_DIV2(parent, div0, div1), \
122 #define UNIPHIER_CLK_DIV5(parent, div0, div1, div2, div3, div4) \ argument
123 UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3), \
|
| /linux-6.1.9/arch/microblaze/lib/ |
| D | udivsi3.S | 46 bgti r6, div0
51 div0: label
|
| D | umodsi3.S | 45 bgtid r6, div0
53 div0: label
|
| D | divsi3.S | 37 div0: label
|
| /linux-6.1.9/drivers/gpu/drm/nouveau/nvkm/subdev/clk/ |
| D | gf100.c | 278 u32 src0, div0, div1D, div1P = 0; in calc_clk() local
286 clk0 = calc_src(clk, idx, freq, &src0, &div0); in calc_clk()
301 if (div0) { in calc_clk()
303 info->ddiv |= div0 << 8; in calc_clk()
304 info->ddiv |= div0; in calc_clk()
|
| D | gk104.c | 292 u32 src0, div0, div1D, div1P = 0; in calc_clk() local
300 clk0 = calc_src(clk, idx, freq, &src0, &div0); in calc_clk()
315 if (div0) { in calc_clk()
317 info->ddiv |= div0; in calc_clk()
|
| /linux-6.1.9/drivers/gpu/drm/i915/display/ |
| D | intel_dpll_mgr.h | 211 u32 div0; member
|
| D | intel_dpll_mgr.c | 2790 pll_state->div0 = TGL_DPLL0_DIV0_AFC_STARTUP(i915->display.vbt.override_afc_startup_val); in icl_calc_dpll_state()
3596 hw_state->div0 = intel_de_read(dev_priv, TGL_DPLL0_DIV0(id)); in icl_pll_get_hw_state()
3597 hw_state->div0 &= TGL_DPLL0_DIV0_AFC_STARTUP_MASK; in icl_pll_get_hw_state()
3672 hw_state->div0); in icl_dpll_write()
4007 hw_state->div0, in icl_dump_hw_state()
|
| D | intel_display_debugfs.c | 959 seq_printf(m, " div0: 0x%08x\n", pll->state.hw_state.div0); in i915_shared_dplls_info()
|
| D | intel_display.c | 5847 PIPE_CONF_CHECK_X(dpll_hw_state.div0); in intel_pipe_config_compare()
|
| /linux-6.1.9/drivers/clk/x86/ |
| D | clk-cgu.c | 422 unsigned int div0, div1, exdiv; in lgm_clk_ddiv_recalc_rate() local
425 div0 = lgm_get_clk_val(ddiv->membase, ddiv->reg, in lgm_clk_ddiv_recalc_rate()
432 do_div(prate, div0); in lgm_clk_ddiv_recalc_rate()
|
| /linux-6.1.9/drivers/clk/nxp/ |
| D | clk-lpc32xx.c | 1436 struct clk_hw_proto0 *mux0, *div0, *gate0; in lpc32xx_clk_register() local
1439 div0 = clk_hw->hw1.div; in lpc32xx_clk_register()
1445 if (div0) { in lpc32xx_clk_register()
1446 dops = div0->ops; in lpc32xx_clk_register()
1447 div_hw = &div0->clk.hw; in lpc32xx_clk_register()
|
| /linux-6.1.9/drivers/i2c/busses/ |
| D | i2c-sprd.c | 339 u32 div0 = I2C_ADDR_DVD0_CALC(high, low); in sprd_i2c_set_clk() local
342 writel(div0, i2c_dev->base + ADDR_DVD0); in sprd_i2c_set_clk()
|
| /linux-6.1.9/sound/isa/ |
| D | es18xx.c | 399 unsigned int bits, div0; in snd_es18xx_rate_set() local
414 div0 = 256 - 7160000*20/(8*82*runtime->rate); in snd_es18xx_rate_set()
422 snd_es18xx_write(chip, 0xA2, div0); in snd_es18xx_rate_set()
423 snd_es18xx_mixer_write(chip, 0x72, div0); in snd_es18xx_rate_set()
426 snd_es18xx_write(chip, 0xA2, div0); in snd_es18xx_rate_set()
|
| /linux-6.1.9/sound/pci/ |
| D | es1938.c | 448 unsigned int bits, div0; in snd_es1938_rate_set() local
456 div0 = 256 - 7160000*20/(8*82*runtime->rate); in snd_es1938_rate_set()
460 snd_es1938_mixer_write(chip, 0x72, div0); in snd_es1938_rate_set()
463 snd_es1938_write(chip, 0xA2, div0); in snd_es1938_rate_set()
|