Searched refs:control_base (Results 1 – 6 of 6) sorted by relevance
| /linux-6.1.9/drivers/clk/bcm/ |
| D | clk-iproc-pll.c | 64 void __iomem *control_base; member
171 (base == pll->status_base || base == pll->control_base))) in iproc_pll_write()
187 val = readl(pll->control_base + ctrl->aon.offset); in __pll_disable()
189 iproc_pll_write(pll, pll->control_base, ctrl->aon.offset, val); in __pll_disable()
210 val = readl(pll->control_base + ctrl->aon.offset); in __pll_enable()
212 iproc_pll_write(pll, pll->control_base, ctrl->aon.offset, val); in __pll_enable()
239 val = readl(pll->control_base + reset->offset); in __pll_put_in_reset()
244 iproc_pll_write(pll, pll->control_base, reset->offset, val); in __pll_put_in_reset()
255 val = readl(pll->control_base + dig_filter->offset); in __pll_bring_out_reset()
261 iproc_pll_write(pll, pll->control_base, dig_filter->offset, val); in __pll_bring_out_reset()
[all …]
|
| /linux-6.1.9/drivers/clk/keystone/ |
| D | gate.c | 50 void __iomem *control_base; member
71 static void psc_config(void __iomem *control_base, void __iomem *domain_base, in psc_config() argument
77 mdctl = readl(control_base + MDCTL); in psc_config()
83 writel(mdctl, control_base + MDCTL); in psc_config()
100 mdstat = readl(control_base + MDSTAT); in psc_config()
108 u32 mdstat = readl(data->control_base + MDSTAT); in keystone_clk_is_enabled()
122 psc_config(data->control_base, data->domain_base, in keystone_clk_enable()
140 psc_config(data->control_base, data->domain_base, in keystone_clk_disable()
212 data->control_base = of_iomap(node, i); in of_psc_clk_init()
213 if (!data->control_base) { in of_psc_clk_init()
[all …]
|
| /linux-6.1.9/drivers/watchdog/ |
| D | sbsa_gwdt.c | 92 void __iomem *control_base; member
131 return readl(gwdt->control_base + SBSA_GWDT_WOR); in sbsa_gwdt_reg_read()
133 return lo_hi_readq(gwdt->control_base + SBSA_GWDT_WOR); in sbsa_gwdt_reg_read()
139 writel((u32)val, gwdt->control_base + SBSA_GWDT_WOR); in sbsa_gwdt_reg_write()
141 lo_hi_writeq(val, gwdt->control_base + SBSA_GWDT_WOR); in sbsa_gwdt_reg_write()
178 !(readl(gwdt->control_base + SBSA_GWDT_WCS) & SBSA_GWDT_WCS_WS0)) in sbsa_gwdt_get_timeleft()
181 timeleft += lo_hi_readq(gwdt->control_base + SBSA_GWDT_WCV) - in sbsa_gwdt_get_timeleft()
207 ver = readl(gwdt->control_base + SBSA_GWDT_W_IIDR); in sbsa_gwdt_get_version()
218 writel(SBSA_GWDT_WCS_EN, gwdt->control_base + SBSA_GWDT_WCS); in sbsa_gwdt_start()
228 writel(0, gwdt->control_base + SBSA_GWDT_WCS); in sbsa_gwdt_stop()
[all …]
|
| /linux-6.1.9/drivers/video/fbdev/ |
| D | au1100fb.h | 70 u32 control_base; /* Mode-independent control values */ member
278 .control_base = 0x0004886A |
291 .control_base = 0x0006806A,
302 .control_base =
329 .control_base =
351 .control_base = 0x004806a | LCD_CONTROL_DEFAULT_PO,
363 .control_base = 0x0004886a | LCD_CONTROL_DEFAULT_PO,
374 #define panel_is_dual(panel) (panel->control_base & LCD_CONTROL_DP)
375 #define panel_is_active(panel)(panel->control_base & LCD_CONTROL_PT)
376 #define panel_is_color(panel) (panel->control_base & LCD_CONTROL_PC)
[all …]
|
| D | au1100fb.c | 172 index = (fbdev->panel->control_base & LCD_CONTROL_SBPPF_MASK) >> LCD_CONTROL_SBPPF_BIT; in au1100fb_setmode()
188 info->var.rotate = ((fbdev->panel->control_base&LCD_CONTROL_SM_MASK) \ in au1100fb_setmode()
192 fbdev->regs->lcd_control = fbdev->panel->control_base; in au1100fb_setmode()
|
| D | au1200fb.c | 1081 && (panel->control_base & LCD_CONTROL_MPI) && (pcd < 3)) { in au1200fb_fb_check_var()
|