Home
last modified time | relevance | path

Searched refs:clk_regs (Results 1 – 24 of 24) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/radeon/
Drv740_dpm.c124 u32 spll_func_cntl = pi->clk_regs.rv770.cg_spll_func_cntl; in rv740_populate_sclk_value()
125 u32 spll_func_cntl_2 = pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv740_populate_sclk_value()
126 u32 spll_func_cntl_3 = pi->clk_regs.rv770.cg_spll_func_cntl_3; in rv740_populate_sclk_value()
127 u32 cg_spll_spread_spectrum = pi->clk_regs.rv770.cg_spll_spread_spectrum; in rv740_populate_sclk_value()
128 u32 cg_spll_spread_spectrum_2 = pi->clk_regs.rv770.cg_spll_spread_spectrum_2; in rv740_populate_sclk_value()
190 u32 mpll_ad_func_cntl = pi->clk_regs.rv770.mpll_ad_func_cntl; in rv740_populate_mclk_value()
191 u32 mpll_ad_func_cntl_2 = pi->clk_regs.rv770.mpll_ad_func_cntl_2; in rv740_populate_mclk_value()
192 u32 mpll_dq_func_cntl = pi->clk_regs.rv770.mpll_dq_func_cntl; in rv740_populate_mclk_value()
193 u32 mpll_dq_func_cntl_2 = pi->clk_regs.rv770.mpll_dq_func_cntl_2; in rv740_populate_mclk_value()
194 u32 mclk_pwrmgt_cntl = pi->clk_regs.rv770.mclk_pwrmgt_cntl; in rv740_populate_mclk_value()
[all …]
Drv730_dpm.c43 u32 spll_func_cntl = pi->clk_regs.rv730.cg_spll_func_cntl; in rv730_populate_sclk_value()
44 u32 spll_func_cntl_2 = pi->clk_regs.rv730.cg_spll_func_cntl_2; in rv730_populate_sclk_value()
45 u32 spll_func_cntl_3 = pi->clk_regs.rv730.cg_spll_func_cntl_3; in rv730_populate_sclk_value()
46 u32 cg_spll_spread_spectrum = pi->clk_regs.rv730.cg_spll_spread_spectrum; in rv730_populate_sclk_value()
47 u32 cg_spll_spread_spectrum_2 = pi->clk_regs.rv730.cg_spll_spread_spectrum_2; in rv730_populate_sclk_value()
121 u32 mclk_pwrmgt_cntl = pi->clk_regs.rv730.mclk_pwrmgt_cntl; in rv730_populate_mclk_value()
122 u32 dll_cntl = pi->clk_regs.rv730.dll_cntl; in rv730_populate_mclk_value()
123 u32 mpll_func_cntl = pi->clk_regs.rv730.mpll_func_cntl; in rv730_populate_mclk_value()
124 u32 mpll_func_cntl_2 = pi->clk_regs.rv730.mpll_func_cntl2; in rv730_populate_mclk_value()
125 u32 mpll_func_cntl_3 = pi->clk_regs.rv730.mpll_func_cntl3; in rv730_populate_mclk_value()
[all …]
Drv770_dpm.c394 pi->clk_regs.rv770.mpll_ad_func_cntl; in rv770_populate_mclk_value()
396 pi->clk_regs.rv770.mpll_ad_func_cntl_2; in rv770_populate_mclk_value()
398 pi->clk_regs.rv770.mpll_dq_func_cntl; in rv770_populate_mclk_value()
400 pi->clk_regs.rv770.mpll_dq_func_cntl_2; in rv770_populate_mclk_value()
402 pi->clk_regs.rv770.mclk_pwrmgt_cntl; in rv770_populate_mclk_value()
403 u32 dll_cntl = pi->clk_regs.rv770.dll_cntl; in rv770_populate_mclk_value()
492 pi->clk_regs.rv770.cg_spll_func_cntl; in rv770_populate_sclk_value()
494 pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv770_populate_sclk_value()
496 pi->clk_regs.rv770.cg_spll_func_cntl_3; in rv770_populate_sclk_value()
498 pi->clk_regs.rv770.cg_spll_spread_spectrum; in rv770_populate_sclk_value()
[all …]
Dcypress_dpm.c480 pi->clk_regs.rv770.mpll_ad_func_cntl; in cypress_populate_mclk_value()
482 pi->clk_regs.rv770.mpll_ad_func_cntl_2; in cypress_populate_mclk_value()
484 pi->clk_regs.rv770.mpll_dq_func_cntl; in cypress_populate_mclk_value()
486 pi->clk_regs.rv770.mpll_dq_func_cntl_2; in cypress_populate_mclk_value()
488 pi->clk_regs.rv770.mclk_pwrmgt_cntl; in cypress_populate_mclk_value()
490 pi->clk_regs.rv770.dll_cntl; in cypress_populate_mclk_value()
491 u32 mpll_ss1 = pi->clk_regs.rv770.mpll_ss1; in cypress_populate_mclk_value()
492 u32 mpll_ss2 = pi->clk_regs.rv770.mpll_ss2; in cypress_populate_mclk_value()
1243 cpu_to_be32(pi->clk_regs.rv770.mpll_ad_func_cntl); in cypress_populate_smc_initial_state()
1245 cpu_to_be32(pi->clk_regs.rv770.mpll_ad_func_cntl_2); in cypress_populate_smc_initial_state()
[all …]
Drv770_dpm.h96 union r7xx_clock_registers clk_regs; member
/linux-6.1.9/drivers/clk/pxa/
Dclk-pxa27x.c55 static void __iomem *clk_regs; variable
104 unsigned long ccsr = readl(clk_regs + CCSR); in pxa27x_is_ppll_disabled()
206 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_cpll_get_rate()
240 pxa2xx_cpll_change(&pxa27x_freqs[i], mdrefr_dri, clk_regs + CCCR); in clk_pxa27x_cpll_set_rate()
251 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_lcd_base_get_rate()
252 unsigned long cccr = readl(clk_regs + CCCR); in clk_pxa27x_lcd_base_get_rate()
273 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_lcd_base_get_parent()
302 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_core_get_parent()
339 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_run_get_rate()
362 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_system_bus_get_rate()
[all …]
Dclk-pxa3xx.c125 static void __iomem *clk_regs; variable
162 u32 accr = readl(clk_regs + ACCR); in pxa3xx_clk_update_accr()
171 while ((readl(clk_regs + ACSR) & mask) != (accr & mask)) in pxa3xx_clk_update_accr()
180 ac97_div = readl(clk_regs + AC97_DIV); in clk_pxa3xx_ac97_get_rate()
197 unsigned long acsr = readl(clk_regs + ACSR); in clk_pxa3xx_smemc_get_rate()
208 unsigned long acsr = readl(clk_regs + ACSR); in pxa3xx_is_ring_osc_forced()
288 unsigned long acsr = readl(clk_regs + ACSR); in clk_pxa3xx_system_bus_get_rate()
335 unsigned long acsr = readl(clk_regs + ACSR); in clk_pxa3xx_run_get_rate()
351 unsigned long acsr = readl(clk_regs + ACSR); in clk_pxa3xx_cpll_get_rate()
443 clk_regs = regs; in pxa3xx_clocks_init()
Dclk-pxa25x.c42 static void __iomem *clk_regs; variable
101 unsigned long cccr = readl(clk_regs + CCCR); in clk_pxa25x_memory_get_rate()
205 unsigned long cccr = readl(clk_regs + CCCR); in clk_pxa25x_run_get_rate()
216 unsigned long clkcfg, cccr = readl(clk_regs + CCCR); in clk_pxa25x_cpll_get_rate()
248 pxa2xx_cpll_change(&pxa25x_freqs[i], mdrefr_dri, clk_regs + CCCR); in clk_pxa25x_cpll_set_rate()
327 clk_regs = regs; in pxa25x_clocks_init()
330 return clk_pxa_cken_init(pxa25x_clocks, ARRAY_SIZE(pxa25x_clocks), clk_regs); in pxa25x_clocks_init()
Dclk-pxa.c99 int nb_clks, void __iomem *clk_regs) in clk_pxa_cken_init() argument
113 pxa_clk->gate.reg = clk_regs + clks[i].cken_reg; in clk_pxa_cken_init()
Dclk-pxa.h152 int nb_clks, void __iomem *clk_regs);
/linux-6.1.9/drivers/clk/tegra/
Dclk-tegra124-emc.c74 void __iomem *clk_regs; member
105 val = readl(tegra->clk_regs + CLK_SOURCE_EMC); in emc_recalc_rate()
170 val = readl(tegra->clk_regs + CLK_SOURCE_EMC); in emc_get_parent()
260 car_value = readl(tegra->clk_regs + CLK_SOURCE_EMC); in emc_set_timing()
268 writel(car_value, tegra->clk_regs + CLK_SOURCE_EMC); in emc_set_timing()
500 tegra->clk_regs = base; in tegra124_clk_register_emc()
/linux-6.1.9/drivers/clk/samsung/
Dclk-exynos7.c198 .clk_regs = topc_clk_regs,
390 .clk_regs = top0_clk_regs,
572 .clk_regs = top1_clk_regs,
617 .clk_regs = ccore_clk_regs,
684 .clk_regs = peric0_clk_regs,
808 .clk_regs = peric1_clk_regs,
863 .clk_regs = peris_clk_regs,
973 .clk_regs = fsys0_clk_regs,
1104 .clk_regs = fsys1_clk_regs,
1217 .clk_regs = mscl_clk_regs,
[all …]
Dclk-exynos5260.c139 .clk_regs = aud_clk_regs,
329 .clk_regs = disp_clk_regs,
393 .clk_regs = egl_clk_regs,
493 .clk_regs = fsys_clk_regs,
584 .clk_regs = g2d_clk_regs,
647 .clk_regs = g3d_clk_regs,
780 .clk_regs = gscl_clk_regs,
899 .clk_regs = isp_clk_regs,
963 .clk_regs = kfc_clk_regs,
1019 .clk_regs = mfc_clk_regs,
[all …]
Dclk-exynos850.c469 .clk_regs = top_clk_regs,
609 .clk_regs = apm_clk_regs,
887 .clk_regs = aud_clk_regs,
990 .clk_regs = cmgp_clk_regs,
1078 .clk_regs = hsi_clk_regs,
1210 .clk_regs = is_clk_regs,
1319 .clk_regs = mfcmscl_clk_regs,
1494 .clk_regs = peri_clk_regs,
1601 .clk_regs = core_clk_regs,
1675 .clk_regs = dpu_clk_regs,
Dclk-exynosautov9.c947 .clk_regs = top_clk_regs,
1007 .clk_regs = busmc_clk_regs,
1065 .clk_regs = core_clk_regs,
1305 .clk_regs = fsys0_clk_regs,
1432 .clk_regs = fsys1_clk_regs,
1499 .clk_regs = fsys2_clk_regs,
1754 .clk_regs = peric0_clk_regs,
2009 .clk_regs = peric1_clk_regs,
2056 .clk_regs = peris_clk_regs,
Dclk-exynos7885.c338 .clk_regs = top_clk_regs,
557 .clk_regs = peri_clk_regs,
666 .clk_regs = core_clk_regs,
748 .clk_regs = fsys_clk_regs,
Dclk-exynos-arm64.c92 exynos_arm64_init_clocks(np, cmu->clk_regs, cmu->nr_clk_regs); in exynos_arm64_register_cmu()
Dclk-fsd.c306 .clk_regs = cmu_clk_regs,
671 .clk_regs = peric_clk_regs,
970 .clk_regs = fsys0_clk_regs,
1142 .clk_regs = fsys1_clk_regs,
1419 .clk_regs = imem_clk_regs,
1544 .clk_regs = mfc_clk_regs,
1748 .clk_regs = cam_csi_clk_regs,
Dclk-exynos5433.c802 .clk_regs = top_clk_regs,
881 .clk_regs = cpif_clk_regs,
1535 .clk_regs = mif_clk_regs,
1734 .clk_regs = peric_clk_regs,
1928 .clk_regs = peris_clk_regs,
2340 .clk_regs = fsys_clk_regs,
2463 .clk_regs = g2d_clk_regs,
2891 .clk_regs = disp_clk_regs,
3061 .clk_regs = aud_clk_regs,
3196 .clk_regs = bus01_clk_regs,
[all …]
Dclk.c363 if (cmu->clk_regs) in samsung_cmu_register_one()
365 cmu->clk_regs, cmu->nr_clk_regs, in samsung_cmu_register_one()
Dclk.h330 const unsigned long *clk_regs; member
Dclk-exynos3250.c811 .clk_regs = exynos3250_cmu_clk_regs,
927 .clk_regs = exynos3250_cmu_dmc_clk_regs,
/linux-6.1.9/drivers/thermal/tegra/
Dsoctherm.c334 void __iomem *clk_regs; member
1966 v = readl(ts->clk_regs + CAR_SUPER_CCLKG_DIVIDER); in tegra_soctherm_throttle()
1968 writel(v, ts->clk_regs + CAR_SUPER_CCLKG_DIVIDER); in tegra_soctherm_throttle()
2116 tegra->clk_regs = devm_platform_ioremap_resource_byname(pdev, "car-reg"); in tegra_soctherm_probe()
2117 if (IS_ERR(tegra->clk_regs)) { in tegra_soctherm_probe()
2119 return PTR_ERR(tegra->clk_regs); in tegra_soctherm_probe()
/linux-6.1.9/drivers/gpu/drm/amd/pm/legacy-dpm/
Dsi_dpm.h552 union r7xx_clock_registers clk_regs; member