| /linux-6.1.9/arch/mips/ath79/ |
| D | clock.c | 238 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
307 clk_ctrl = __raw_readl(pll_base + AR934X_PLL_CPU_DDR_CLK_CTRL_REG); in ar934x_clocks_init()
309 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_SHIFT) & in ar934x_clocks_init()
312 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_PLL_BYPASS) in ar934x_clocks_init()
314 else if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_CPUCLK_FROM_CPUPLL) in ar934x_clocks_init()
319 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_SHIFT) & in ar934x_clocks_init()
322 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_PLL_BYPASS) in ar934x_clocks_init()
324 else if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_DDRCLK_FROM_DDRPLL) in ar934x_clocks_init()
329 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_SHIFT) & in ar934x_clocks_init()
332 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_PLL_BYPASS) in ar934x_clocks_init()
[all …]
|
| /linux-6.1.9/drivers/gpu/drm/msm/disp/dpu1/ |
| D | dpu_vbif.h | 19 u32 clk_ctrl; member
25 u32 clk_ctrl; member
40 u32 clk_ctrl; member
|
| D | dpu_hw_top.c | 92 enum dpu_clk_ctrl_type clk_ctrl, bool enable) in dpu_hw_setup_clk_force_ctrl() argument
104 if (clk_ctrl <= DPU_CLK_CTRL_NONE || clk_ctrl >= DPU_CLK_CTRL_MAX) in dpu_hw_setup_clk_force_ctrl()
107 reg_off = mdp->caps->clk_ctrls[clk_ctrl].reg_off; in dpu_hw_setup_clk_force_ctrl()
108 bit_off = mdp->caps->clk_ctrls[clk_ctrl].bit_off; in dpu_hw_setup_clk_force_ctrl()
|
| D | dpu_vbif.c | 203 forced_on = mdp->ops.setup_clk_force_ctrl(mdp, params->clk_ctrl, true); in dpu_vbif_set_ot_limit()
216 mdp->ops.setup_clk_force_ctrl(mdp, params->clk_ctrl, false); in dpu_vbif_set_ot_limit()
254 forced_on = mdp->ops.setup_clk_force_ctrl(mdp, params->clk_ctrl, true); in dpu_vbif_set_qos_remap()
265 mdp->ops.setup_clk_force_ctrl(mdp, params->clk_ctrl, false); in dpu_vbif_set_qos_remap()
|
| D | dpu_hw_catalog.h | 557 enum dpu_clk_ctrl_type clk_ctrl; member
670 enum dpu_clk_ctrl_type clk_ctrl; member
746 enum dpu_clk_ctrl_type clk_ctrl; member
|
| D | dpu_hw_top.h | 102 enum dpu_clk_ctrl_type clk_ctrl, bool enable);
|
| D | dpu_encoder_phys_wb.c | 54 ot_params.clk_ctrl = hw_wb->caps->clk_ctrl; in dpu_encoder_phys_wb_set_ot_limit()
85 qos_params.clk_ctrl = hw_wb->caps->clk_ctrl; in dpu_encoder_phys_wb_set_qos_remap()
|
| D | dpu_plane.c | 434 ot_params.clk_ctrl = pdpu->pipe_hw->cap->clk_ctrl; in _dpu_plane_set_ot_limit()
452 qos_params.clk_ctrl = pdpu->pipe_hw->cap->clk_ctrl; in _dpu_plane_set_qos_remap()
461 qos_params.clk_ctrl); in _dpu_plane_set_qos_remap()
|
| D | dpu_hw_catalog.c | 794 .clk_ctrl = _clkctrl \
1298 .clk_ctrl = _clk_ctrl, \
1397 .clk_ctrl = DPU_CLK_CTRL_REG_DMA,
|
| D | dpu_hw_sspp.c | 747 (u32 *) &cfg->clk_ctrl); in _dpu_hw_sspp_init_debugfs()
|
| /linux-6.1.9/include/linux/platform_data/ |
| D | net-cw1200.h | 21 int (*clk_ctrl)(const struct cw1200_platform_data_spi *pdata, member
38 int (*clk_ctrl)(const struct cw1200_platform_data_sdio *pdata, member
|
| /linux-6.1.9/drivers/net/wireless/st/cw1200/ |
| D | cw1200_sdio.c | 191 if (pdata->clk_ctrl) in cw1200_sdio_off()
192 pdata->clk_ctrl(pdata, false); in cw1200_sdio_off()
220 if (pdata->clk_ctrl) { in cw1200_sdio_on()
221 if (pdata->clk_ctrl(pdata, true)) { in cw1200_sdio_on()
|
| D | cw1200_spi.c | 288 if (pdata->clk_ctrl) in cw1200_spi_off()
289 pdata->clk_ctrl(pdata, false); in cw1200_spi_off()
317 if (pdata->clk_ctrl) { in cw1200_spi_on()
318 if (pdata->clk_ctrl(pdata, true)) { in cw1200_spi_on()
|
| /linux-6.1.9/sound/soc/codecs/ |
| D | adau1372.c | 790 unsigned int clk_ctrl = ADAU1372_CLK_CTRL_MCLK_EN; in adau1372_set_power() local
807 clk_ctrl |= ADAU1372_CLK_CTRL_CLKSRC; in adau1372_set_power()
811 ADAU1372_CLK_CTRL_MCLK_EN | ADAU1372_CLK_CTRL_CLKSRC, clk_ctrl); in adau1372_set_power()
917 unsigned int clk_ctrl; in adau1372_probe() local
954 clk_ctrl = ADAU1372_CLK_CTRL_CC_MDIV; in adau1372_probe()
957 clk_ctrl = 0; in adau1372_probe()
960 clk_ctrl = 0; in adau1372_probe()
974 regmap_update_bits(regmap, ADAU1372_REG_CLK_CTRL, ADAU1372_CLK_CTRL_CC_MDIV, clk_ctrl); in adau1372_probe()
|
| D | pcm186x.c | 362 u8 clk_ctrl = 0; in pcm186x_set_fmt() local
373 clk_ctrl |= PCM186X_CLK_CTRL_MST_MODE; in pcm186x_set_fmt()
417 PCM186X_CLK_CTRL_MST_MODE, clk_ctrl); in pcm186x_set_fmt()
|
| /linux-6.1.9/drivers/clk/zynq/ |
| D | clkc.c | 175 const char *clk_name1, void __iomem *clk_ctrl, in zynq_clk_register_periph_clk() argument
191 CLK_SET_RATE_NO_REPARENT, clk_ctrl, 4, 2, 0, lock); in zynq_clk_register_periph_clk()
193 clk_register_divider(NULL, div_name, mux_name, 0, clk_ctrl, 8, 6, in zynq_clk_register_periph_clk()
197 CLK_SET_RATE_PARENT, clk_ctrl, 0, 0, lock); in zynq_clk_register_periph_clk()
200 CLK_SET_RATE_PARENT, clk_ctrl, 1, 0, lock); in zynq_clk_register_periph_clk()
|
| /linux-6.1.9/drivers/clk/bcm/ |
| D | clk-iproc.h | 207 const struct iproc_clk_ctrl *clk_ctrl,
|
| D | clk-iproc-pll.c | 719 const struct iproc_clk_ctrl *clk_ctrl, in iproc_pll_clk_setup() argument
731 if (WARN_ON(!pll_ctrl) || WARN_ON(!clk_ctrl)) in iproc_pll_clk_setup()
815 iclk->ctrl = &clk_ctrl[i]; in iproc_pll_clk_setup()
|
| /linux-6.1.9/drivers/mmc/host/ |
| D | sdhci-tegra.c | 369 u32 misc_ctrl, clk_ctrl, pad_ctrl; in tegra_sdhci_reset() local
379 clk_ctrl = sdhci_readl(host, SDHCI_TEGRA_VENDOR_CLOCK_CTRL); in tegra_sdhci_reset()
386 clk_ctrl &= ~(SDHCI_CLOCK_CTRL_TRIM_MASK | in tegra_sdhci_reset()
401 clk_ctrl |= SDHCI_CLOCK_CTRL_SDR50_TUNING_OVERRIDE; in tegra_sdhci_reset()
404 clk_ctrl |= tegra_host->default_trim << SDHCI_CLOCK_CTRL_TRIM_SHIFT; in tegra_sdhci_reset()
407 sdhci_writel(host, clk_ctrl, SDHCI_TEGRA_VENDOR_CLOCK_CTRL); in tegra_sdhci_reset()
|
| D | tmio_mmc_core.c | 184 u16 card_opt, clk_ctrl, sdif_mode; in tmio_mmc_reset() local
188 clk_ctrl = sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL); in tmio_mmc_reset()
220 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, clk_ctrl); in tmio_mmc_reset()
|