Home
last modified time | relevance | path

Searched refs:cfgs (Results 1 – 20 of 20) sorted by relevance

/linux-6.1.9/include/linux/pinctrl/
Dmachine.h108 #define PIN_MAP_CONFIGS_PIN(dev, state, pinctrl, pin, cfgs) \ argument
116 .configs = cfgs, \
117 .num_configs = ARRAY_SIZE(cfgs), \
121 #define PIN_MAP_CONFIGS_PIN_DEFAULT(dev, pinctrl, pin, cfgs) \ argument
122 PIN_MAP_CONFIGS_PIN(dev, PINCTRL_STATE_DEFAULT, pinctrl, pin, cfgs)
124 #define PIN_MAP_CONFIGS_PIN_HOG(dev, state, pin, cfgs) \ argument
125 PIN_MAP_CONFIGS_PIN(dev, state, dev, pin, cfgs)
127 #define PIN_MAP_CONFIGS_PIN_HOG_DEFAULT(dev, pin, cfgs) \ argument
128 PIN_MAP_CONFIGS_PIN(dev, PINCTRL_STATE_DEFAULT, dev, pin, cfgs)
130 #define PIN_MAP_CONFIGS_GROUP(dev, state, pinctrl, grp, cfgs) \ argument
[all …]
/linux-6.1.9/drivers/phy/samsung/
Dphy-samsung-ufs.c79 const struct samsung_ufs_phy_cfg * const *cfgs = ufs_phy->cfgs; in samsung_ufs_phy_calibrate() local
90 cfg = cfgs[ufs_phy->ufs_phy_state]; in samsung_ufs_phy_calibrate()
276 phy->cfgs = drvdata->cfgs; in samsung_ufs_phy_probe()
Dphy-samsung-ufs.h110 const struct samsung_ufs_phy_cfg **cfgs; member
123 const struct samsung_ufs_phy_cfg * const *cfgs; member
Dphy-fsd-ufs.c54 .cfgs = fsd_ufs_phy_cfgs,
Dphy-exynosautov9-ufs.c65 .cfgs = exynosautov9_ufs_phy_cfgs,
Dphy-exynos7-ufs.c76 .cfgs = exynos7_ufs_phy_cfgs,
/linux-6.1.9/arch/mips/mm/
Dinit.c319 struct maar_config cfgs[3]; in maar_init() member
336 used = maar_config(recorded.cfgs, recorded.used, num_maars / 2); in maar_init()
388 if (used <= ARRAY_SIZE(recorded.cfgs)) { in maar_init()
389 recorded.cfgs[recorded.used].lower = lower; in maar_init()
390 recorded.cfgs[recorded.used].upper = upper; in maar_init()
391 recorded.cfgs[recorded.used].attrs = attr; in maar_init()
/linux-6.1.9/rust/
DMakefile43 core-cfgs = \
46 alloc-cfgs = \
94 rustdoc-core: private rustc_target_flags = $(core-cfgs)
105 rustdoc-alloc: private rustc_target_flags = $(alloc-cfgs) \
355 $(obj)/core.o: private rustc_target_flags = $(core-cfgs)
365 $(obj)/alloc.o: private rustc_target_flags = $(alloc-cfgs)
/linux-6.1.9/Documentation/devicetree/bindings/thermal/
Dnvidia,tegra124-soctherm.txt35 - throttle-cfgs: A sub-node which is a container of configuration for each
121 throttle-cfgs {
167 Example: referring to Tegra132's "reg", "reg-names" and "throttle-cfgs" :
175 throttle-cfgs {
/linux-6.1.9/drivers/pinctrl/renesas/
Dpinctrl.c86 unsigned long *cfgs; in sh_pfc_map_add_config() local
88 cfgs = kmemdup(configs, num_configs * sizeof(*cfgs), in sh_pfc_map_add_config()
90 if (cfgs == NULL) in sh_pfc_map_add_config()
95 map->data.configs.configs = cfgs; in sh_pfc_map_add_config()
Dpinctrl-rzv2m.c193 unsigned long *cfgs; in rzv2m_map_add_config() local
195 cfgs = kmemdup(configs, num_configs * sizeof(*cfgs), in rzv2m_map_add_config()
197 if (!cfgs) in rzv2m_map_add_config()
202 map->data.configs.configs = cfgs; in rzv2m_map_add_config()
Dpinctrl-rzg2l.c231 unsigned long *cfgs; in rzg2l_map_add_config() local
233 cfgs = kmemdup(configs, num_configs * sizeof(*cfgs), in rzg2l_map_add_config()
235 if (!cfgs) in rzg2l_map_add_config()
240 map->data.configs.configs = cfgs; in rzg2l_map_add_config()
Dsh_pfc.h682 #define SH_PFC_PIN_CFG(_pin, cfgs) { \ argument
686 .configs = cfgs, \
/linux-6.1.9/drivers/mtd/devices/
Dst_spi_fsm.c1018 struct seq_rw_config cfgs[]) in stfsm_search_seq_rw_configs() argument
1023 for (config = cfgs; config->cmd != 0; config++) in stfsm_search_seq_rw_configs()
1101 struct seq_rw_config *cfgs) in stfsm_search_prepare_rw_seq() argument
1105 config = stfsm_search_seq_rw_configs(fsm, cfgs); in stfsm_search_prepare_rw_seq()
/linux-6.1.9/drivers/net/ethernet/emulex/benet/
Dbe_cmds.c4082 struct be_fat_conf_params *cfgs; in be_cmd_set_fw_log_level() local
4098 cfgs = (struct be_fat_conf_params *) in be_cmd_set_fw_log_level()
4100 for (i = 0; i < le32_to_cpu(cfgs->num_modules); i++) { in be_cmd_set_fw_log_level()
4101 u32 num_modes = le32_to_cpu(cfgs->module[i].num_modes); in be_cmd_set_fw_log_level()
4104 if (cfgs->module[i].trace_lvl[j].mode == MODE_UART) in be_cmd_set_fw_log_level()
4105 cfgs->module[i].trace_lvl[j].dbg_lvl = in be_cmd_set_fw_log_level()
4110 status = be_cmd_set_ext_fat_capabilites(adapter, &extfat_cmd, cfgs); in be_cmd_set_fw_log_level()
4120 struct be_fat_conf_params *cfgs; in be_cmd_get_fw_log_level() local
4138 cfgs = (struct be_fat_conf_params *)(extfat_cmd.va + in be_cmd_get_fw_log_level()
4141 for (j = 0; j < le32_to_cpu(cfgs->module[0].num_modes); j++) { in be_cmd_get_fw_log_level()
[all …]
Dbe_cmds.h2486 struct be_fat_conf_params *cfgs);
/linux-6.1.9/arch/arm64/boot/dts/nvidia/
Dtegra132.dtsi887 throttle-cfgs {
Dtegra210.dtsi1338 throttle-cfgs {
/linux-6.1.9/arch/arm/boot/dts/
Dtegra124.dtsi934 throttle-cfgs {
/linux-6.1.9/drivers/net/ethernet/marvell/octeontx2/af/
Drvu_nix.c3159 u64 cfgs[] = { in nix_af_mark_format_setup() local
3180 rc = rvu_nix_reserve_mark_format(rvu, nix_hw, blkaddr, cfgs[i]); in nix_af_mark_format_setup()