Home
last modified time | relevance | path

Searched refs:cached_irq_mask (Results 1 – 17 of 17) sorted by relevance

/linux-6.1.9/arch/alpha/kernel/
Dirq_pyxis.c22 static unsigned long cached_irq_mask; variable
35 pyxis_update_irq_hw(cached_irq_mask |= 1UL << (d->irq - 16)); in pyxis_enable_irq()
41 pyxis_update_irq_hw(cached_irq_mask &= ~(1UL << (d->irq - 16))); in pyxis_disable_irq()
48 unsigned long mask = cached_irq_mask &= ~bit; in pyxis_mask_and_ack_irq()
75 pld &= cached_irq_mask; in pyxis_device_interrupt()
Dsys_dp264.c40 static unsigned long cached_irq_mask; variable
103 cached_irq_mask |= 1UL << d->irq; in dp264_enable_irq()
104 tsunami_update_irq_hw(cached_irq_mask); in dp264_enable_irq()
112 cached_irq_mask &= ~(1UL << d->irq); in dp264_disable_irq()
113 tsunami_update_irq_hw(cached_irq_mask); in dp264_disable_irq()
121 cached_irq_mask |= 1UL << (d->irq - 16); in clipper_enable_irq()
122 tsunami_update_irq_hw(cached_irq_mask); in clipper_enable_irq()
130 cached_irq_mask &= ~(1UL << (d->irq - 16)); in clipper_disable_irq()
131 tsunami_update_irq_hw(cached_irq_mask); in clipper_disable_irq()
156 tsunami_update_irq_hw(cached_irq_mask); in dp264_set_affinity()
[all …]
Dsys_wildfire.c32 static unsigned long cached_irq_mask[WILDFIRE_NR_IRQS/(sizeof(long)*8)]; variable
59 *enable0 = cached_irq_mask[qbbno * WILDFIRE_PCA_PER_QBB + pcano]; in wildfire_update_irq_hw()
114 set_bit(irq, &cached_irq_mask); in wildfire_enable_irq()
128 clear_bit(irq, &cached_irq_mask); in wildfire_disable_irq()
142 clear_bit(irq, &cached_irq_mask); in wildfire_mask_and_ack_irq()
Dsys_rx164.c35 static unsigned long cached_irq_mask; variable
51 rx164_update_irq_hw(cached_irq_mask |= 1UL << (d->irq - 16)); in rx164_enable_irq()
57 rx164_update_irq_hw(cached_irq_mask &= ~(1UL << (d->irq - 16))); in rx164_disable_irq()
Dirq_i8259.c24 static unsigned int cached_irq_mask = 0xffff; variable
40 i8259_update_irq_hw(d->irq, cached_irq_mask &= ~(1 << d->irq)); in i8259a_enable_irq()
47 i8259_update_irq_hw(irq, cached_irq_mask |= 1 << irq); in __i8259a_disable_irq()
Dsys_eb64p.c37 static unsigned int cached_irq_mask = -1; variable
48 eb64p_update_irq_hw(d->irq, cached_irq_mask &= ~(1 << d->irq)); in eb64p_enable_irq()
54 eb64p_update_irq_hw(d->irq, cached_irq_mask |= 1 << d->irq); in eb64p_disable_irq()
Dsys_mikasa.c37 static int cached_irq_mask; variable
48 mikasa_update_irq_hw(cached_irq_mask |= 1 << (d->irq - 16)); in mikasa_enable_irq()
54 mikasa_update_irq_hw(cached_irq_mask &= ~(1 << (d->irq - 16))); in mikasa_disable_irq()
Dsys_eiger.c39 static unsigned long cached_irq_mask[2] = { -1, -1 }; variable
56 mask = (cached_irq_mask[irq >= 64] &= ~(1UL << (irq & 63))); in eiger_enable_irq()
65 mask = (cached_irq_mask[irq >= 64] |= 1UL << (irq & 63)); in eiger_disable_irq()
Dsys_takara.c34 static unsigned long cached_irq_mask[2] = { -1, -1 }; variable
51 mask = (cached_irq_mask[irq >= 64] &= ~(1UL << (irq & 63))); in takara_enable_irq()
60 mask = (cached_irq_mask[irq >= 64] |= 1UL << (irq & 63)); in takara_disable_irq()
Dsys_alcor.c36 static unsigned long cached_irq_mask; variable
48 alcor_update_irq_hw(cached_irq_mask |= 1UL << (d->irq - 16)); in alcor_enable_irq()
54 alcor_update_irq_hw(cached_irq_mask &= ~(1UL << (d->irq - 16))); in alcor_disable_irq()
Dsys_noritake.c37 static int cached_irq_mask; variable
53 noritake_update_irq_hw(d->irq, cached_irq_mask |= 1 << (d->irq - 16)); in noritake_enable_irq()
59 noritake_update_irq_hw(d->irq, cached_irq_mask &= ~(1 << (d->irq - 16))); in noritake_disable_irq()
Dsys_cabriolet.c38 static unsigned long cached_irq_mask = ~0UL; variable
50 cabriolet_update_irq_hw(d->irq, cached_irq_mask &= ~(1UL << d->irq)); in cabriolet_enable_irq()
56 cabriolet_update_irq_hw(d->irq, cached_irq_mask |= 1UL << d->irq); in cabriolet_disable_irq()
/linux-6.1.9/drivers/irqchip/
Dirq-xtensa-pic.c21 unsigned int cached_irq_mask; variable
46 cached_irq_mask &= ~(1 << d->hwirq); in xtensa_irq_mask()
47 xtensa_set_sr(cached_irq_mask, intenable); in xtensa_irq_mask()
52 cached_irq_mask |= 1 << d->hwirq; in xtensa_irq_unmask()
53 xtensa_set_sr(cached_irq_mask, intenable); in xtensa_irq_unmask()
Dirq-xtensa-mx.c23 static DEFINE_PER_CPU(unsigned int, cached_irq_mask);
62 __this_cpu_write(cached_irq_mask, in secondary_init_irq()
82 mask = __this_cpu_read(cached_irq_mask) & ~mask; in xtensa_mx_irq_mask()
83 __this_cpu_write(cached_irq_mask, mask); in xtensa_mx_irq_mask()
100 mask |= __this_cpu_read(cached_irq_mask); in xtensa_mx_irq_unmask()
101 __this_cpu_write(cached_irq_mask, mask); in xtensa_mx_irq_unmask()
Dirq-i8259.c63 static unsigned int cached_irq_mask = 0xffff; variable
65 #define cached_master_mask (cached_irq_mask)
66 #define cached_slave_mask (cached_irq_mask >> 8)
75 cached_irq_mask |= mask; in disable_8259A_irq()
90 cached_irq_mask &= mask; in enable_8259A_irq()
156 if (cached_irq_mask & irqmask) in mask_and_ack_8259A()
158 cached_irq_mask |= irqmask; in mask_and_ack_8259A()
/linux-6.1.9/arch/x86/include/asm/
Di8259.h8 extern unsigned int cached_irq_mask;
11 #define cached_master_mask (__byte(0, cached_irq_mask))
12 #define cached_slave_mask (__byte(1, cached_irq_mask))
/linux-6.1.9/arch/x86/kernel/
Di8259.c45 unsigned int cached_irq_mask = 0xffff; variable
64 cached_irq_mask |= mask; in mask_8259A_irq()
83 cached_irq_mask &= mask; in unmask_8259A_irq()
173 if (cached_irq_mask & irqmask) in mask_and_ack_8259A()
175 cached_irq_mask |= irqmask; in mask_and_ack_8259A()