Home
last modified time | relevance | path

Searched refs:cache_line_size (Results 1 – 25 of 71) sorted by relevance

123

/linux-6.1.9/arch/mips/mm/
Dpage.c99 static int cache_line_size; variable
100 #define cache_line_mask() (cache_line_size - 1)
148 cache_line_size = cpu_dcache_line_size(); in set_prefetch_parameters()
217 cache_line_size = cpu_scache_line_size(); in set_prefetch_parameters()
219 cache_line_size = cpu_dcache_line_size(); in set_prefetch_parameters()
226 max(cache_line_size >> 1, in set_prefetch_parameters()
229 max(cache_line_size >> 1, in set_prefetch_parameters()
250 } else if (cache_line_size == (half_clear_loop_size << 1)) { in build_clear_pref()
311 off = cache_line_size ? min(8, pref_bias_clear_store / cache_line_size) in build_clear_page()
312 * cache_line_size : 0; in build_clear_page()
[all …]
/linux-6.1.9/tools/perf/util/
Dcacheline.c6 #define cache_line_size(cacheline_sizep) *cacheline_sizep = sysconf(_SC_LEVEL1_DCACHE_LINESIZE) macro
10 static void cache_line_size(int *cacheline_sizep) in cache_line_size() function
22 cache_line_size(&size); in cacheline_size()
/linux-6.1.9/drivers/net/ethernet/mellanox/mlx5/core/
Dalloc.c136 u32 db_per_page = PAGE_SIZE / cache_line_size(); in mlx5_alloc_db_pgdir()
165 u32 db_per_page = PAGE_SIZE / cache_line_size(); in mlx5_alloc_db_from_pgdir()
177 offset = db->index * cache_line_size(); in mlx5_alloc_db_from_pgdir()
218 u32 db_per_page = PAGE_SIZE / cache_line_size(); in mlx5_db_free()
/linux-6.1.9/arch/arm64/kernel/
Dcacheinfo.c20 int cache_line_size(void) in cache_line_size() function
27 EXPORT_SYMBOL_GPL(cache_line_size);
/linux-6.1.9/drivers/s390/cio/
Dairq.c143 if ((cache_line_size() * BITS_PER_BYTE) < bits in airq_iv_create()
310 cache_line_size(), in airq_init()
311 cache_line_size(), PAGE_SIZE); in airq_init()
/linux-6.1.9/drivers/infiniband/sw/rxe/
Drxe_queue.c77 if (elem_size < cache_line_size()) in rxe_queue_init()
78 elem_size = cache_line_size(); in rxe_queue_init()
/linux-6.1.9/include/linux/
Dcache.h85 #define cache_line_size() L1_CACHE_BYTES macro
Dpci-epf.h55 u8 cache_line_size; member
/linux-6.1.9/arch/arc/include/asm/
Dcache.h51 #define cache_line_size() SMP_CACHE_BYTES macro
/linux-6.1.9/arch/arm64/include/asm/
Dcache.h82 int cache_line_size(void);
/linux-6.1.9/drivers/scsi/cxlflash/
Dcommon.h173 } __aligned(cache_line_size());
228 } __aligned(cache_line_size());
Dsislite.h480 char carea[cache_line_size()]; /* 128B each */
/linux-6.1.9/Documentation/PCI/endpoint/function/binding/
Dpci-test.rst18 cache_line_size don't care
Dpci-ntb.rst18 cache_line_size don't care
/linux-6.1.9/arch/um/include/asm/
Dprocessor-generic.h96 #define cache_line_size() (boot_cpu_data.cache_alignment) macro
/linux-6.1.9/Documentation/PCI/endpoint/
Dpci-endpoint-cfs.rst68 ... cache_line_size
132 | cache_line_size
/linux-6.1.9/drivers/pci/endpoint/
Dpci-ep-cfs.c425 PCI_EPF_HEADER_R(cache_line_size)
426 PCI_EPF_HEADER_W_u8(cache_line_size)
443 CONFIGFS_ATTR(pci_epf_, cache_line_size);
/linux-6.1.9/drivers/pci/
Dpci-acpi.c125 u8 cache_line_size; /* Not applicable to PCIe */ member
133 .cache_line_size = 8,
152 pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, hpx->cache_line_size); in program_hpx_type0()
187 hpx0->cache_line_size = fields[2].integer.value; in decode_type0_hpx_record()
731 hpx0.cache_line_size = fields[0].integer.value; in acpi_run_hpp()
Dpci-bridge-emul.h14 u8 cache_line_size; member
/linux-6.1.9/tools/virtio/ringtest/
Dptr_ring.c14 #define cache_line_size() SMP_CACHE_BYTES macro
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_resource_helpers.c127 cache_lines_per_plane = bytes_in_mall / dc->caps.cache_line_size + 2; in dcn32_helper_calculate_num_ways_for_subvp()
136 total_cache_lines = dc->caps.max_cab_allocation_bytes / dc->caps.cache_line_size; in dcn32_helper_calculate_num_ways_for_subvp()
/linux-6.1.9/arch/powerpc/kernel/
Deeh_pe.c54 alloc_size = ALIGN(alloc_size, cache_line_size()); in eeh_pe_alloc()
69 cache_line_size()); in eeh_pe_alloc()
/linux-6.1.9/drivers/gpu/drm/amd/amdkfd/
Dkfd_crat.h167 uint16_t cache_line_size; member
/linux-6.1.9/include/uapi/rdma/
Dmlx5-abi.h138 __u32 cache_line_size; member
/linux-6.1.9/drivers/staging/vc04_services/interface/vchiq_arm/
Dvchiq_arm.c72 const unsigned int cache_line_size; member
77 .cache_line_size = 32,
81 .cache_line_size = 64,
486 g_cache_line_size = drvdata->cache_line_size; in vchiq_platform_init()

123