Home
last modified time | relevance | path

Searched refs:_misc (Results 1 – 3 of 3) sorted by relevance

/linux-6.1.9/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_ste.h72 #define DR_STE_IS_OUTER_MPLS_OVER_GRE_SET(_misc) (\ argument
73 (_misc)->outer_first_mpls_over_gre_label || \
74 (_misc)->outer_first_mpls_over_gre_exp || \
75 (_misc)->outer_first_mpls_over_gre_s_bos || \
76 (_misc)->outer_first_mpls_over_gre_ttl)
78 #define DR_STE_IS_OUTER_MPLS_OVER_UDP_SET(_misc) (\ argument
79 (_misc)->outer_first_mpls_over_udp_label || \
80 (_misc)->outer_first_mpls_over_udp_exp || \
81 (_misc)->outer_first_mpls_over_udp_s_bos || \
82 (_misc)->outer_first_mpls_over_udp_ttl)
Ddr_matcher.c55 #define DR_MASK_IS_L2_DST(_spec, _misc, _inner_outer) (_spec.first_vid || \ argument
59 (_misc)._inner_outer##_second_vid || \
60 (_misc)._inner_outer##_second_cfi || \
61 (_misc)._inner_outer##_second_prio || \
62 (_misc)._inner_outer##_second_cvlan_tag || \
63 (_misc)._inner_outer##_second_svlan_tag)
65 #define DR_MASK_IS_ETH_L4_SET(_spec, _misc, _inner_outer) ( \ argument
69 (_misc)._inner_outer##_ipv6_flow_label)
88 #define DR_MASK_IS_OUTER_MPLS_OVER_GRE_SET(_misc) (\ argument
89 (_misc)->outer_first_mpls_over_gre_label || \
[all …]
/linux-6.1.9/drivers/phy/tegra/
Dxusb-tegra210.c2534 #define TEGRA210_UPHY_LANE(_name, _offset, _shift, _mask, _type, _misc) \ argument
2542 .regs.misc_ctl2 = _misc, \