Home
last modified time | relevance | path

Searched refs:WREG32_PLL_P (Results 1 – 5 of 5) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/radeon/
Dradeon_legacy_crtc.c235 WREG32_PLL_P(RADEON_PPLL_REF_DIV, in radeon_pll_write_update()
262 WREG32_PLL_P(RADEON_P2PLL_REF_DIV, in radeon_pll2_write_update()
865 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, in radeon_set_pll()
869 WREG32_PLL_P(RADEON_P2PLL_CNTL, in radeon_set_pll()
877 WREG32_PLL_P(RADEON_P2PLL_REF_DIV, in radeon_set_pll()
881 WREG32_PLL_P(RADEON_P2PLL_DIV_0, in radeon_set_pll()
885 WREG32_PLL_P(RADEON_P2PLL_DIV_0, in radeon_set_pll()
894 WREG32_PLL_P(RADEON_P2PLL_CNTL, in radeon_set_pll()
913 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, in radeon_set_pll()
946 WREG32_PLL_P(RADEON_VCLK_ECP_CNTL, in radeon_set_pll()
[all …]
Dradeon_legacy_tv.c757 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVCLK_SRC_SEL_TVPLL); in radeon_legacy_tv_mode_set()
759 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVPLL_RESET, ~RADEON_TVPLL_RESET); in radeon_legacy_tv_mode_set()
763 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_RESET); in radeon_legacy_tv_mode_set()
768 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~0xf); in radeon_legacy_tv_mode_set()
769 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVCLK_SRC_SEL_TVPLL, ~RADEON_TVCLK_SRC_SEL_TVPLL); in radeon_legacy_tv_mode_set()
771 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, (1 << RADEON_TVPDC_SHIFT), ~RADEON_TVPDC_MASK); in radeon_legacy_tv_mode_set()
772 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_SLEEP); in radeon_legacy_tv_mode_set()
Dradeon_legacy_encoders.c121 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, 0, ~RADEON_PIXCLK_LVDS_ALWAYS_ONb); in radeon_legacy_lvds_update()
Dradeon.h2581 #define WREG32_PLL_P(reg, val, mask) \ macro
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Damdgpu.h1179 #define WREG32_PLL_P(reg, val, mask) \ macro