Searched refs:UART4 (Results 1 – 19 of 19) sorted by relevance
| /linux-6.1.9/arch/arm/mach-mmp/ |
| D | mmp2.c | 141 MMP2_DEVICE(uart4, "pxa2xx-uart", 3, UART4, 0xd4016000, 0x30, 18, 19);
|
| /linux-6.1.9/include/dt-bindings/clock/ |
| D | stm32mp1-clks.h | 33 #define UART4 20 macro
|
| /linux-6.1.9/arch/arm/boot/dts/ |
| D | stm32mp15xx-dhcom-drc02.dtsi | 141 * however the STM32MP1 pinmux cannot map them to UART4 .
|
| D | tegra30-apalis-eval.dts | 65 /* Apalis UART4 */
|
| D | tegra124-apalis-eval.dts | 58 /* Apalis UART4 */
|
| D | imx6qdl-sr-som-brcm.dtsi | 125 /* UART4 - Connected to optional BRCM Wifi/BT/FM */
|
| D | tegra124-apalis-v1.2-eval.dts | 59 /* Apalis UART4 */
|
| D | tegra30-apalis-v1.1-eval.dts | 66 /* Apalis UART4 */
|
| D | imx6qdl-sr-som-ti.dtsi | 132 /* UART4 - Connected to optional TI Wi-Fi/BT/FM */
|
| D | imx6ull-phytec-tauri.dtsi | 258 /* UART4 * RS485 */
|
| D | stm32f429.dtsi | 329 clocks = <&rcc 0 STM32F4_APB1_CLOCK(UART4)>;
|
| D | tegra30-apalis-v1.1.dtsi | 543 /* Apalis UART4 */
|
| D | tegra30-apalis.dtsi | 542 /* Apalis UART4 */
|
| D | tegra124-apalis.dtsi | 669 /* Apalis UART4 */
|
| D | tegra124-apalis-v1.2.dtsi | 672 /* Apalis UART4 */
|
| /linux-6.1.9/arch/arm64/boot/dts/freescale/ |
| D | imx8mm-data-modul-edm-sbc.dts | 953 /* UART4 is reserved for CM and RDC blocks CA access to UART4. */
|
| /linux-6.1.9/drivers/clk/nxp/ |
| D | clk-lpc32xx.c | 257 LPC32XX_CLK_DEFINE(UART4, "uart4", CLK_GET_RATE_NOCACHE,
1300 LPC32XX_DEFINE_COMPOSITE(UART4, UART4_MUX, UART4_DIV, UART4_GATE),
|
| /linux-6.1.9/arch/arm/ |
| D | Kconfig.debug | 153 0x80010000 | 0xf0010000 | UART4
762 bool "Kernel low-level debugging messages via OMAP36XX UART4"
767 bool "Kernel low-level debugging messages via OMAP4/5 UART4"
1281 UART4, but another UART instance can be selected by modifying
|
| /linux-6.1.9/drivers/clk/ |
| D | clk-stm32mp1.c | 1897 PCLK(UART4, "uart4", "pclk1", 0, G_UART4),
|