Home
last modified time | relevance | path

Searched refs:THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT (Results 1 – 10 of 10) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/thm/
Dthm_11_0_2_sh_mask.h47 #define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT macro
Dthm_10_0_sh_mask.h128 #define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT macro
Dthm_13_0_2_sh_mask.h280 #define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT macro
Dthm_9_0_sh_mask.h272 #define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT macro
/linux-6.1.9/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega12_thermal.c213 val |= (1 << THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT); in vega12_thermal_enable_alert()
Dvega20_thermal.c284 val |= (1 << THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT); in vega20_thermal_enable_alert()
Dvega10_thermal.c451 val |= (1 << THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT); in vega10_thermal_enable_alert()
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/smu/
Dsmu_8_0_sh_mask.h150 #define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT 0x4 macro
/linux-6.1.9/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dsmu_v11_0.c1397 val |= (1 << THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT); in smu_v11_0_set_irq_state()
/linux-6.1.9/drivers/gpu/drm/amd/pm/swsmu/smu13/
Dsmu_v13_0.c1338 val |= (1 << THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT); in smu_v13_0_set_irq_state()