Searched refs:SW1 (Results 1 – 25 of 30) sorted by relevance
12
| /linux-6.1.9/arch/arm64/boot/dts/renesas/ |
| D | rzg2lc-smarc.dtsi | 12 * DIP-Switch SW1 setting on SoM
14 * SW1-2 : SW_SD0_DEV_SEL (1: eMMC; 0: uSD)
15 * SW1-3 : SW_SCIF_CAN (1: CAN1; 0: SCIF1)
16 * SW1-4 : SW_RSPI_CAN (1: CAN1; 0: RSPI1)
17 * SW1-5 : SW_I2S0_I2S1 (1: I2S2 (HDMI audio); 0: I2S0)
18 * Please change below macros according to SW1 setting
83 * SW1 should be at position 2->3 so that SER0_CTS# line is activated
|
| D | r9a07g043u11-smarc.dts | 11 * DIP-Switch SW1 setting
13 * SW1-2 : SW_SD0_DEV_SEL (0: uSD; 1: eMMC)
14 * SW1-3 : SW_ET0_EN_N (0: ETHER0; 1: CAN0, CAN1, SSI1, RSPI1)
15 * Please change below macros according to SW1 setting on the SoM
|
| D | rzg2l-smarc-som.dtsi | 12 /* SW1[2] should be at position 2/OFF to enable 64 GB eMMC */
17 * SW1[2] should be at position 3/ON.
222 * SD0 device selection is XOR between GPIO_SD0_DEV_SEL and SW1[2]
225 * SW1[2] should be at position 2/OFF to enable 64 GB eMMC
226 * SW1[2] should be at position 3/ON to enable uSD card CN3
|
| D | rzg2lc-smarc-som.dtsi | 147 * SD0 device selection is XOR between GPIO_SD0_DEV_SEL and SW1[2]
150 * SW1[2] should be at OFF position to enable 64 GB eMMC
151 * SW1[2] should be at position ON to enable uSD card CN3
|
| D | rzg2l-smarc.dtsi | 41 * SW1 should be at position 2->3 so that SER0_CTS# line is activated
|
| /linux-6.1.9/Documentation/hid/ |
| D | hid-alps.rst | 114 1 0 0 SW6 SW5 SW4 SW3 SW2 SW1
148 SW1-SW6:
164 Byte1 1 1 1 0 1 SW3 SW2 SW1
173 SW1-SW3:
|
| /linux-6.1.9/Documentation/devicetree/bindings/regulator/ |
| D | pv88060.txt | 11 BUCK1, LDO1, LDO2, LDO3, LDO4, LDO5, LDO6, LDO7, SW1, SW2, SW3, SW4,
84 SW1 {
|
| /linux-6.1.9/Documentation/networking/ |
| D | arcnet-hardware.rst | 803 < | SW1 | | SW2 | |
829 SW1 1-6: I/O Base Address Select
889 The first six switches in switch group SW1 are used to select one
932 Switches seven through ten of switch group SW1 are used to select the
1063 SW1: DIP-Switches for Station Address
1085 The station address is binary-coded with SW1.
1341 | | 90C65 || SW1 | ____|
1419 The last three switches in switch block SW1 are used to select one
1442 Switches 1-5 of switch block SW1 select the Memory Base address.
1554 < | PROM | | SW1 | A | 2 | ID3
[all …]
|
| /linux-6.1.9/drivers/regulator/ |
| D | pcap-regulator.c | 131 VREG_INFO(SW1, PCAP_REG_SWCTRL, 1, 2, NA, NA),
228 VREG(VAUX4), VREG(VSIM), VREG(VSIM2), VREG(VVIB), VREG(SW1), VREG(SW2),
|
| D | cpcap-regulator.c | 330 CPCAP_REG(SW1, CPCAP_REG_S1C1, CPCAP_REG_ASSIGN2,
406 CPCAP_REG(SW1, CPCAP_REG_S1C1, CPCAP_REG_ASSIGN2,
|
| D | pv88060-regulator.c | 217 PV88060_SW(PV88060, SW1, 5000000),
|
| D | ltc3676.c | 225 LTC3676_LINEAR_REG(SW1, sw1, BUCK1, DVB1A),
|
| D | ltc3589.c | 257 LTC3589_LINEAR_REG(SW1, sw1, B1DTV1),
|
| D | max597x-regulator.c | 255 MAX597X_SWITCH(SW1, MAX5970_REG_CHXEN, 1, "vss2"),
|
| D | mc13892-regulator.c | 267 MC13892_SW_DEFINE(SW1, sw1, SWITCHERS0, SWITCHERS0, mc13892_sw1),
|
| /linux-6.1.9/arch/arm/boot/dts/ |
| D | r8a7742-iwg21d-q7-dbcm-ca.dts | 235 * Set SW1 switch on camera board to 'OFF' as we are using 8bit mode
267 /* Set SW1 switch on the SOM to 'ON' */
|
| D | imx53-qsrb.dts | 35 regulator-name = "SW1";
|
| D | r7s72100-rskrza1.dts | 42 label = "SW1";
|
| D | at91-kizbox3-hs.dts | 72 label = "SW1";
|
| D | sh73a0-kzm9g.dts | 143 label = "SW1";
|
| D | r8a7794-silk.dts | 13 * SW1: 2-1: AK4643
|
| D | r8a7793-gose.dts | 11 * SW1: 1: AK4643
|
| /linux-6.1.9/include/linux/mfd/ |
| D | ezx-pcap.h | 130 #define SW1 17 macro
|
| /linux-6.1.9/Documentation/devicetree/bindings/mfd/ |
| D | mc13xxx.txt | 86 sw1 : regulator SW1 (register 24, bit 0)
|
| /linux-6.1.9/arch/arm64/boot/dts/amlogic/ |
| D | meson-sm1-bananapi-m5.dts | 62 label = "SW1";
|
12