Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK (Results 1 – 10 of 10) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h7722 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK 0x0001e000L macro
Dgfx_7_2_sh_mask.h8307 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK 0x1e000 macro
Dgfx_8_0_sh_mask.h9549 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK 0x1e000 macro
Dgfx_8_1_sh_mask.h9947 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK 0x1e000 macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h15546 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK … macro
Dgc_9_1_sh_mask.h16855 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK … macro
Dgc_9_2_1_sh_mask.h16730 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK … macro
Dgc_9_4_2_sh_mask.h8979 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK … macro
Dgc_10_1_0_sh_mask.h22928 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK … macro
Dgc_10_3_0_sh_mask.h21107 #define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK … macro