Home
last modified time | relevance | path

Searched refs:SDMA0_PHASE1_QUANTUM__UNIT_MASK (Results 1 – 11 of 11) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h605 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK … macro
Dsdma0_4_0_sh_mask.h606 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK 0x0000000FL macro
Dsdma0_4_2_2_sh_mask.h614 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK … macro
Dsdma0_4_2_sh_mask.h608 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK … macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_0_sh_mask.h1017 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK 0xf macro
Doss_2_4_sh_mask.h1107 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK 0xf macro
Doss_3_0_1_sh_mask.h1127 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK 0xf macro
Doss_3_0_sh_mask.h1633 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK 0xf macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h301 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK … macro
/linux-6.1.9/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_sh_mask.h320 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK … macro
Dgc_10_3_0_sh_mask.h321 #define SDMA0_PHASE1_QUANTUM__UNIT_MASK … macro