Home
last modified time | relevance | path

Searched refs:SDMA0_BASE__INST5_SEG1 (Results 1 – 7 of 7) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/include/
Dvega20_ip_offset.h708 #define SDMA0_BASE__INST5_SEG1 0 macro
Dsienna_cichlid_ip_offset.h905 #define SDMA0_BASE__INST5_SEG1 0 macro
Dbeige_goby_ip_offset.h1065 #define SDMA0_BASE__INST5_SEG1 0 macro
Drenoir_ip_offset.h1148 #define SDMA0_BASE__INST5_SEG1 0 macro
Dyellow_carp_offset.h1157 #define SDMA0_BASE__INST5_SEG1 0 macro
Darct_ip_offset.h954 #define SDMA0_BASE__INST5_SEG1 0 macro
Daldebaran_ip_offset.h1235 #define SDMA0_BASE__INST5_SEG1 0 macro