/linux-6.1.9/drivers/mmc/host/ |
D | sdhci-cns3xxx.c | 32 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_cns3xxx_set_clock() 59 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cns3xxx_set_clock() 62 while (!((clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL)) in sdhci_cns3xxx_set_clock() 73 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cns3xxx_set_clock()
|
D | sdhci-milbeaut.c | 92 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 94 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 99 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 105 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 218 ctl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_init() 220 sdhci_writew(host, ctl, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_init()
|
D | sdhci-pci-o2micro.c | 255 sdhci_writeb(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_o2_dll_recovery() 272 sdhci_writeb(host, scratch_8, SDHCI_CLOCK_CONTROL); in sdhci_o2_dll_recovery() 283 SDHCI_CLOCK_CONTROL); in sdhci_o2_dll_recovery() 339 reg_val = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 341 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 360 reg_val = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 362 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 551 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk() 556 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk() 570 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_pci_o2_set_clock()
|
D | sdhci-of-at91.c | 76 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock() 78 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock() 86 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock() 90 1000, 20000, false, host, SDHCI_CLOCK_CONTROL)) { in sdhci_at91_set_clock() 97 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock()
|
D | sdhci-s3c.c | 269 writew(0, host->ioaddr + SDHCI_CLOCK_CONTROL); in sdhci_s3c_set_clock() 380 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 387 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 389 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 399 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 403 while (!((clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL)) in sdhci_cmu_set_clock() 415 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
|
D | sdhci-sprd.c | 167 u16 ctrl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_off() 170 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_off() 177 ctrl = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_on() 179 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_on() 225 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in _sdhci_sprd_set_clock() 281 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_sprd_set_clock()
|
D | sdhci-pci-gli.c | 452 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9750_set_clock() 635 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9755_set_clock() 1003 clock = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_suspend() 1005 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_suspend() 1019 clock = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_resume() 1023 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_resume() 1027 1000, 150000, false, host, SDHCI_CLOCK_CONTROL)) { in gl9763e_runtime_resume() 1034 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_resume()
|
D | sdhci_f_sdh30.c | 67 if (sdhci_readw(host, SDHCI_CLOCK_CONTROL) == 0) in sdhci_f_sdh30_reset() 68 sdhci_writew(host, 0xBC01, SDHCI_CLOCK_CONTROL); in sdhci_f_sdh30_reset()
|
D | sdhci-pci-dwc-mshc.c | 70 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_snps_set_clock()
|
D | sdhci-xenon-phy.c | 609 reg = sdhci_readl(host, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set() 611 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set() 633 reg = sdhci_readl(host, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set() 635 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set()
|
D | sdhci-xenon.c | 30 reg = sdhci_readl(host, SDHCI_CLOCK_CONTROL); in xenon_enable_internal_clk() 32 sdhci_writel(host, reg, SDHCI_CLOCK_CONTROL); in xenon_enable_internal_clk() 38 reg = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in xenon_enable_internal_clk()
|
D | sdhci.c | 75 sdhci_readw(host, SDHCI_CLOCK_CONTROL)); in sdhci_dumpregs() 1913 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_calc_clk() 1998 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk() 2005 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk() 2021 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk() 2028 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk() 2043 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk() 2053 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_set_clock() 2459 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in sdhci_set_ios() 2461 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_set_ios() [all …]
|
D | sdhci-of-arasan.c | 903 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset() 905 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset() 910 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset()
|
D | sdhci-brcmstb.c | 89 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_brcmstb_set_clock()
|
D | sdhci-esdhc-mcf.c | 274 esdhc_clrset_be(host, 0x0000fff7, temp, SDHCI_CLOCK_CONTROL); in esdhc_mcf_pltfm_set_clock()
|
D | sdhci-of-aspeed.c | 249 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in aspeed_sdhci_set_clock()
|
D | sdhci.h | 110 #define SDHCI_CLOCK_CONTROL 0x2C macro
|
D | sdhci-tegra.c | 251 reg = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in tegra_sdhci_configure_card_clk() 262 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in tegra_sdhci_configure_card_clk()
|
D | sdhci-msm.c | 1766 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in __sdhci_msm_set_clock() 1776 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); in __sdhci_msm_set_clock()
|
D | sdhci-esdhc-imx.c | 659 case SDHCI_CLOCK_CONTROL: in esdhc_writew_le()
|