Home
last modified time | relevance | path

Searched refs:RENDER_RING_BASE (Results 1 – 14 of 14) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/i915/gvt/
Dmmio_context.c49 {RCS0, RING_MODE_GEN7(RENDER_RING_BASE), 0xffff, false}, /* 0x229c */
53 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 0), 0, false}, /* 0x24d0 */
54 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 1), 0, false}, /* 0x24d4 */
55 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 2), 0, false}, /* 0x24d8 */
56 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 3), 0, false}, /* 0x24dc */
57 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 4), 0, false}, /* 0x24e0 */
58 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 5), 0, false}, /* 0x24e4 */
59 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 6), 0, false}, /* 0x24e8 */
60 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 7), 0, false}, /* 0x24ec */
61 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 8), 0, false}, /* 0x24f0 */
[all …]
Dhandlers.c2153 MMIO_F(prefix(RENDER_RING_BASE), s, f, am, rm, d, r, w); \
2209 MMIO_GM_RDR(CCID(RENDER_RING_BASE), D_ALL, NULL, NULL); in init_generic_mmio_info()
2775 MMIO_F(GEN8_RING_CS_GPR(RENDER_RING_BASE, 0), 0x40, F_CMD_ACCESS, in init_bxt_mmio_info()
/linux-6.1.9/drivers/gpu/drm/i915/
Di915_cmd_parser.c619 REG64_IDX(RING_TIMESTAMP, RENDER_RING_BASE),
620 REG64_IDX(MI_PREDICATE_SRC0, RENDER_RING_BASE),
621 REG64_IDX(MI_PREDICATE_SRC1, RENDER_RING_BASE),
651 REG64_BASE_IDX(GEN8_RING_CS_GPR, RENDER_RING_BASE, 0),
652 REG64_BASE_IDX(GEN8_RING_CS_GPR, RENDER_RING_BASE, 1),
653 REG64_BASE_IDX(GEN8_RING_CS_GPR, RENDER_RING_BASE, 2),
654 REG64_BASE_IDX(GEN8_RING_CS_GPR, RENDER_RING_BASE, 3),
655 REG64_BASE_IDX(GEN8_RING_CS_GPR, RENDER_RING_BASE, 4),
656 REG64_BASE_IDX(GEN8_RING_CS_GPR, RENDER_RING_BASE, 5),
657 REG64_BASE_IDX(GEN8_RING_CS_GPR, RENDER_RING_BASE, 6),
[all …]
Di915_ioctl.c32 .offset_ldw = RING_TIMESTAMP(RENDER_RING_BASE),
33 .offset_udw = RING_TIMESTAMP_UDW(RENDER_RING_BASE),
Dintel_gvt_mmio_table.c29 MMIO_F(prefix(RENDER_RING_BASE), s); \
66 MMIO_D(CCID(RENDER_RING_BASE)); in iterate_generic_mmio()
591 MMIO_D(ECOSKPD(RENDER_RING_BASE)); in iterate_generic_mmio()
1234 MMIO_F(GEN8_RING_CS_GPR(RENDER_RING_BASE, 0), 0x40); in iterate_bxt_mmio()
Di915_perf.c1694 stream, cs, true /* save */, MI_PREDICATE_RESULT_1(RENDER_RING_BASE), in alloc_noa_wait()
1748 *cs++ = i915_mmio_reg_offset(MI_PREDICATE_RESULT_1(RENDER_RING_BASE)); in alloc_noa_wait()
1785 *cs++ = i915_mmio_reg_offset(MI_PREDICATE_RESULT_1(RENDER_RING_BASE)); in alloc_noa_wait()
1801 stream, cs, false /* restore */, MI_PREDICATE_RESULT_1(RENDER_RING_BASE), in alloc_noa_wait()
2430 GEN8_R_PWR_CLK_STATE(RENDER_RING_BASE), in gen12_configure_all_contexts()
2450 GEN8_R_PWR_CLK_STATE(RENDER_RING_BASE), in lrc_configure_all_contexts()
Dintel_pm.c4563 intel_uncore_write(&dev_priv->uncore, RING_PSMI_CTL(RENDER_RING_BASE), in bdw_init_clock_gating()
4704 intel_uncore_write(&dev_priv->uncore, RING_PSMI_CTL(RENDER_RING_BASE), in chv_init_clock_gating()
4777 intel_uncore_write(&dev_priv->uncore, ECOSKPD(RENDER_RING_BASE), in gen3_init_clock_gating()
4781 intel_uncore_write(&dev_priv->uncore, ECOSKPD(RENDER_RING_BASE), in gen3_init_clock_gating()
Dintel_uncore.c1688 __raw_uncore_write32(uncore, RING_MI_MODE(RENDER_RING_BASE), 0); in ilk_dummy_write()
Di915_reg.h956 #define RENDER_RING_BASE 0x02000 macro
/linux-6.1.9/drivers/gpu/drm/i915/gt/
Dintel_engine_regs.h35 #define GEN6_RVSYNC (RING_SYNC_0(RENDER_RING_BASE))
36 #define GEN6_RBSYNC (RING_SYNC_1(RENDER_RING_BASE))
37 #define GEN6_RVESYNC (RING_SYNC_2(RENDER_RING_BASE))
Dintel_workarounds.c241 wa_masked_en(wal, RING_MI_MODE(RENDER_RING_BASE), ASYNC_FLIP_PERF_DISABLE); in gen8_ctx_workarounds_init()
2308 RING_PSMI_CTL(RENDER_RING_BASE), in rcs_engine_wa_init()
2523 RING_MODE_GEN7(RENDER_RING_BASE), in rcs_engine_wa_init()
2561 RING_MI_MODE(RENDER_RING_BASE), in rcs_engine_wa_init()
2620 wa_add(wal, RING_MI_MODE(RENDER_RING_BASE), in rcs_engine_wa_init()
2636 wa_add(wal, ECOSKPD(RENDER_RING_BASE), in rcs_engine_wa_init()
Dintel_gt.c244 clear_register(uncore, IPEIR(RENDER_RING_BASE)); in intel_gt_clear_error_registers()
391 RING_HEAD(RENDER_RING_BASE)); in intel_gt_flush_ggtt_writes()
Dintel_rc6.c457 if (!((intel_uncore_read(uncore, PWRCTX_MAXCNT(RENDER_RING_BASE)) & IDLE_TIME_MASK) > 1 && in bxt_check_bios_rc6_setup()
Dintel_engine_cs.c65 { .graphics_ver = 1, .base = RENDER_RING_BASE }