Home
last modified time | relevance | path

Searched refs:REG_FIELD_MASK (Results 1 – 5 of 5) sorted by relevance

/linux-6.1.9/drivers/misc/habanalabs/gaudi2/
Dgaudi2_masks.h128 REG_FIELD_MASK(DCORE0_HMMU0_MMU_STATIC_MULTI_PAGE_SIZE, HOP4_PAGE_SIZE)
130 REG_FIELD_MASK(DCORE0_HMMU0_STLB_HOP_CONFIGURATION, ONLY_LARGE_PAGE)
/linux-6.1.9/drivers/gpu/drm/amd/amdgpu/
Dsoc15_common.h45 ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field), \
53 ~REG_FIELD_MASK(reg_name, field)) | (val) << REG_FIELD_SHIFT(reg_name, field), \
193 ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field), \
Dmxgpu_vi.c323 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID); in xgpu_vi_mailbox_send_ack()
370 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID); in xgpu_vi_mailbox_rcv_msg()
392 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, TRN_MSG_ACK); in xgpu_vi_poll_ack()
Damdgpu.h1198 #define REG_FIELD_MASK(reg, field) reg##__##field##_MASK macro
1201 (((orig_val) & ~REG_FIELD_MASK(reg, field)) | \
1202 (REG_FIELD_MASK(reg, field) & ((field_val) << REG_FIELD_SHIFT(reg, field))))
1205 (((value) & REG_FIELD_MASK(reg, field)) >> REG_FIELD_SHIFT(reg, field))
1208 …WREG32(mm##reg, (RREG32(mm##reg) & ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, fi…
1211 …WREG32(mm##reg + offset, (RREG32(mm##reg + offset) & ~REG_FIELD_MASK(reg, field)) | (val) << REG_F…
/linux-6.1.9/drivers/misc/habanalabs/common/
Dhabanalabs.h2503 #define REG_FIELD_MASK(reg, field) reg##_##field##_MASK macro
2506 ~REG_FIELD_MASK(reg, field)) | \