Searched refs:Q_ADDR (Results 1 – 4 of 4) sorted by relevance
/linux-6.1.9/drivers/net/ethernet/marvell/ |
D | sky2.c | 1078 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET); in sky2_qset() 1079 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT); in sky2_qset() 1080 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON); in sky2_qset() 1081 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT); in sky2_qset() 1275 Q_ADDR(rxqaddr[sky2->port], Q_CSR), in rx_set_checksum() 1306 sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), in rx_set_rss() 1309 sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), in rx_set_rss() 1339 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST); in sky2_rx_stop() 1529 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX); in sky2_rx_start() 1536 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS); in sky2_rx_start() [all …]
|
D | skge.c | 2528 skge_write32(hw, Q_ADDR(q, Q_CSR), CSR_CLR_RESET); in skge_qset() 2529 skge_write32(hw, Q_ADDR(q, Q_F), watermark); in skge_qset() 2530 skge_write32(hw, Q_ADDR(q, Q_DA_H), (u32)(base >> 32)); in skge_qset() 2531 skge_write32(hw, Q_ADDR(q, Q_DA_L), (u32)base); in skge_qset() 2615 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_START | CSR_IRQ_CL_F); in skge_up() 2646 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_STOP); in skge_rx_stop() 2649 skge_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_SET_RESET); in skge_rx_stop() 2687 skge_write8(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_STOP); in skge_down() 2701 skge_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_SET_RESET); in skge_down() 2825 skge_write8(hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_START); in skge_xmit_frame() [all …]
|
D | skge.h | 476 #define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs)) macro
|
D | sky2.h | 751 #define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs)) macro
|