Home
last modified time | relevance | path

Searched refs:PPC_BIT (Results 1 – 20 of 20) sorted by relevance

/linux-6.1.9/arch/powerpc/platforms/powernv/
Dvas.h121 #define VAS_XLATE_MSR_DR PPC_BIT(0)
122 #define VAS_XLATE_MSR_TA PPC_BIT(1)
123 #define VAS_XLATE_MSR_PR PPC_BIT(2)
124 #define VAS_XLATE_MSR_US PPC_BIT(3)
125 #define VAS_XLATE_MSR_HV PPC_BIT(4)
126 #define VAS_XLATE_MSR_SF PPC_BIT(5)
130 #define VAS_XLATE_LPCR_ISL PPC_BIT(3)
131 #define VAS_XLATE_LPCR_TC PPC_BIT(4)
132 #define VAS_XLATE_LPCR_SC PPC_BIT(5)
168 #define VAS_XTRA_WRITE PPC_BIT(2)
[all …]
Dsmp.c56 mtspr(SPRN_HMEER, mfspr(SPRN_HMEER) | PPC_BIT(17)); in pnv_smp_setup_cpu()
Didle.c727 mmcra |= PPC_BIT(60); in power9_idle_stop()
729 mmcra &= ~PPC_BIT(60); in power9_idle_stop()
Dpci-ioda.c1351 #define PHB3_TCE_KILL_INVAL_ALL PPC_BIT(0)
1352 #define PHB3_TCE_KILL_INVAL_PE PPC_BIT(1)
1353 #define PHB3_TCE_KILL_INVAL_ONE PPC_BIT(2)
Dvas-window.c1097 #define RMA_LSMP_REPORT_ENABLE PPC_BIT(53)
/linux-6.1.9/arch/powerpc/include/asm/
Dpnv-ocxl.h18 #define PNV_OCXL_ATSD_LNCH_R PPC_BIT(0)
34 #define PNV_OCXL_ATSD_LNCH_PRS PPC_BIT(13)
36 #define PNV_OCXL_ATSD_LNCH_B PPC_BIT(14)
48 #define PNV_OCXL_ATSD_LNCH_L PPC_BIT(18)
52 #define PNV_OCXL_ATSD_LNCH_F PPC_BIT(39)
53 #define PNV_OCXL_ATSD_LNCH_OCAPI_SLBI PPC_BIT(40)
54 #define PNV_OCXL_ATSD_LNCH_OCAPI_SINGLETON PPC_BIT(41)
Dbitops.h47 #define PPC_BIT(bit) (1UL << PPC_BITLSHIFT(bit)) macro
48 #define PPC_BITMASK(bs, be) ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_BIT(bs))
Dvas.h250 #define VAS_GZIP_QOS_FEAT_BIT PPC_BIT(VAS_GZIP_QOS_FEAT) /* Bit 1 */
251 #define VAS_GZIP_DEF_FEAT_BIT PPC_BIT(VAS_GZIP_DEF_FEAT) /* Bit 2 */
255 #define VAS_NX_GZIP_FEAT_BIT PPC_BIT(VAS_NX_GZIP_FEAT) /* Bit 1 */
/linux-6.1.9/arch/powerpc/platforms/pseries/
Dvas.h15 #define VAS_MOD_WIN_CLOSE PPC_BIT(0)
16 #define VAS_MOD_WIN_JOBS_KILL PPC_BIT(1)
17 #define VAS_MOD_WIN_DR PPC_BIT(3)
18 #define VAS_MOD_WIN_PR PPC_BIT(4)
19 #define VAS_MOD_WIN_SF PPC_BIT(5)
20 #define VAS_MOD_WIN_TA PPC_BIT(6)
/linux-6.1.9/arch/powerpc/kernel/
Dmce_power.c135 #define SRR1_MC_LOADSTORE(srr1) ((srr1) & PPC_BIT(42))
766 srr1 &= ~PPC_BIT(42); in __machine_check_early_realmode_p9()
786 srr1 &= ~PPC_BIT(42); in __machine_check_early_realmode_p10()
Ddt_cpu_ftrs.c349 hfscr |= PPC_BIT(60); in hfscr_pmu_enable()
/linux-6.1.9/arch/powerpc/mm/book3s64/
Dradix_tlb.c105 rb = PPC_BIT(53); /* IS = 1 */ in __tlbiel_pid()
120 rb = PPC_BIT(53); /* IS = 1 */ in __tlbie_pid()
136 rb = PPC_BIT(53); /* IS = 1 */ in __tlbie_pid_lpid()
149 rb = PPC_BIT(52); /* IS = 2 */ in __tlbie_lpid()
163 rb = PPC_BIT(52); /* IS = 2 */ in __tlbie_lpid_guest()
Dhash_native.c134 rb = PPC_BIT(52); /* IS = 2 */ in fixup_tlbie_vpn()
/linux-6.1.9/arch/powerpc/kvm/
Dbook3s_hv_builtin.c604 rb = PPC_BIT(52); /* IS = 2 */ in flush_guest_tlb()
610 rb += PPC_BIT(51); /* increment set number */ in flush_guest_tlb()
Dbook3s_hv_p9_entry.c423 rb = PPC_BIT(52); /* IS = 2 */ in flush_guest_tlb()
430 rb += PPC_BIT(51); /* increment set number */ in flush_guest_tlb()
445 rb += PPC_BIT(51); /* increment set number */ in flush_guest_tlb()
Dbook3s_hv_rm_mmu.c431 rb = PPC_BIT(52); /* IS = 2 */ in fixup_tlbie_lpid()
/linux-6.1.9/drivers/misc/ocxl/
Dlink.c124 reg = PPC_BIT(31); in ack_irq()
126 reg = PPC_BIT(30); in ack_irq()
/linux-6.1.9/drivers/misc/cxl/
Dcxl.h303 #define CXL_SLBIE_C PPC_BIT(36) /* Class */
306 #define CXL_SLBIE_TA PPC_BIT(38) /* Tags Active */
Dpci.c91 #define EXTRACT_PPC_BIT(val, bit) (!!(val & PPC_BIT(bit)))
/linux-6.1.9/arch/powerpc/lib/
Dsstep.c1276 if (v2 & PPC_BIT(idx)) in do_bpermd()