Home
last modified time | relevance | path

Searched refs:PORT (Results 1 – 25 of 67) sorted by relevance

123

/linux-6.1.9/drivers/scsi/
Daha152x.h289 #define SETPORT(PORT, VAL) outb( (VAL), (PORT) ) argument
290 #define GETPORT(PORT) inb( PORT ) argument
291 #define SETBITS(PORT, BITS) outb( (inb(PORT) | (BITS)), (PORT) ) argument
292 #define CLRBITS(PORT, BITS) outb( (inb(PORT) & ~(BITS)), (PORT) ) argument
293 #define TESTHI(PORT, BITS) ((inb(PORT) & (BITS)) == (BITS)) argument
294 #define TESTLO(PORT, BITS) ((inb(PORT) & (BITS)) == 0) argument
/linux-6.1.9/arch/mips/alchemy/common/
Dplatform.c51 #define PORT(_base, _irq) \ macro
65 PORT(AU1000_UART0_PHYS_ADDR, AU1000_UART0_INT),
66 PORT(AU1000_UART1_PHYS_ADDR, AU1000_UART1_INT),
67 PORT(AU1000_UART2_PHYS_ADDR, AU1000_UART2_INT),
68 PORT(AU1000_UART3_PHYS_ADDR, AU1000_UART3_INT),
71 PORT(AU1000_UART0_PHYS_ADDR, AU1500_UART0_INT),
72 PORT(AU1000_UART3_PHYS_ADDR, AU1500_UART3_INT),
75 PORT(AU1000_UART0_PHYS_ADDR, AU1100_UART0_INT),
76 PORT(AU1000_UART1_PHYS_ADDR, AU1100_UART1_INT),
77 PORT(AU1000_UART3_PHYS_ADDR, AU1100_UART3_INT),
[all …]
/linux-6.1.9/tools/testing/selftests/net/
Dreuseaddr_conflict.c19 #define PORT 9999 macro
33 .sin6_port = htons(PORT), in open_port()
38 .sin_port = htons(PORT), in open_port()
91 fprintf(stderr, "Opening 127.0.0.1:%d\n", PORT); in main()
95 fprintf(stderr, "Opening INADDR_ANY:%d\n", PORT); in main()
99 fprintf(stderr, "Opening in6addr_any:%d\n", PORT); in main()
103 fprintf(stderr, "Opening INADDR_ANY:%d\n", PORT); in main()
108 fprintf(stderr, "Opening INADDR_ANY:%d after closing ipv6 socket\n", PORT); in main()
Dtoeplitz.sh23 PORT=8000
174 -d "${PORT}" -i "${DEV}" -k "${KEY}" -T 1000 \
179 -d "${PORT}" -i "${DEV}" -k "${KEY}" -T 1000 \
183 -d "${PORT}" -i "${DEV}" -k "${KEY}" -T 1000 -s -v &
189 "${IP_FLAG}" "${SERVER_IP%%/*}" "${PORT}" &
Dtoeplitz_client.sh15 echo "msg $i" | nc "${IPVER}" -u -w 0 "${ADDR}" "${PORT}"
17 echo "msg $i" | nc "${IPVER}" -w 0 "${ADDR}" "${PORT}"
26 PORT=$4
Dreuseport_addr_any.c32 static const int PORT = 8888; variable
51 addr4.sin_port = htons(PORT); in build_rcv_fd()
61 addr6.sin6_port = htons(PORT); in build_rcv_fd()
119 daddr4.sin_port = htons(PORT); in connect_and_send()
132 daddr6.sin6_port = htons(PORT); in connect_and_send()
Dreuseport_bpf_cpu.c32 static const int PORT = 8888; variable
47 addr4->sin_port = htons(PORT); in build_rcv_group()
53 addr6->sin6_port = htons(PORT); in build_rcv_group()
112 daddr4->sin_port = htons(PORT); in send_from_cpu()
123 daddr6->sin6_port = htons(PORT); in send_from_cpu()
Dreuseport_bpf_numa.c28 static const int PORT = 8888; variable
43 addr4->sin_port = htons(PORT); in build_rcv_group()
49 addr6->sin6_port = htons(PORT); in build_rcv_group()
124 daddr4->sin_port = htons(PORT); in send_from_node()
135 daddr6->sin6_port = htons(PORT); in send_from_node()
Dreuseport_dualstack.c29 static const int PORT = 8888; variable
43 addr4->sin_port = htons(PORT); in build_rcv_fd()
49 addr6->sin6_port = htons(PORT); in build_rcv_fd()
84 daddr.sin_port = htons(PORT); in send_from_v4()
Dtcp_fastopen_backup_key.c47 static const int PORT = 8891; variable
102 addr4.sin_port = htons(PORT); in build_rcv_fd()
109 addr6.sin6_port = htons(PORT); in build_rcv_fd()
160 daddr4.sin_port = htons(PORT); in connect_and_send()
173 daddr6.sin6_port = htons(PORT); in connect_and_send()
/linux-6.1.9/drivers/net/ethernet/sun/
Dniu.h1170 #define ENET_VLAN_TBL_SHIFT(PORT) ((PORT) * 4) argument
1948 #define ZCP_RAM_SEL_CFIFO(PORT) (0x10 + (PORT)) argument
1958 #define RESET_CFIFO_RST(PORT) (0x1 << (PORT)) argument
1960 #define CFIFO_ECC(PORT) (FZC_ZCP + 0x000a0UL + (PORT) * 8UL) argument
2277 #define TXC_PORT_CTL(PORT) (FZC_TXC + 0x20020UL + (PORT)*0x100UL) argument
2280 #define TXC_PKT_STUFFED(PORT) (FZC_TXC + 0x20030UL + (PORT)*0x100UL) argument
2284 #define TXC_PKT_XMIT(PORT) (FZC_TXC + 0x20038UL + (PORT)*0x100UL) argument
2288 #define TXC_ROECC_CTL(PORT) (FZC_TXC + 0x20040UL + (PORT)*0x100UL) argument
2299 #define TXC_ROECC_ST(PORT) (FZC_TXC + 0x20048UL + (PORT)*0x100UL) argument
2305 #define TXC_RO_DATA0(PORT) (FZC_TXC + 0x20050UL + (PORT)*0x100UL) argument
[all …]
/linux-6.1.9/arch/mips/boot/compressed/
Duart-16550.c13 #define PORT(offset) (CKSEG1ADDR(UART_BASE) + (offset)) macro
18 #define PORT(offset) (CKSEG1ADDR(AR7_REGS_UART0) + (4 * offset)) macro
23 #define PORT(offset) (CKSEG1ADDR(INGENIC_UART_BASE_ADDR) + (4 * offset)) macro
30 #ifndef PORT
36 return *((volatile IOTYPE *)PORT(offset)) & 0xFF; in serial_in()
41 *((volatile IOTYPE *)PORT(offset)) = value & 0xFF; in serial_out()
/linux-6.1.9/arch/mips/sni/
Dpcit.c22 #define PORT(_base,_irq) \ macro
32 PORT(0x3f8, 0),
33 PORT(0x2f8, 3),
46 PORT(0x3f8, 0),
47 PORT(0x2f8, 3),
48 PORT(0x3e8, 4),
49 PORT(0x2e8, 3),
Da20r.c20 #define PORT(_base,_irq) \ macro
30 PORT(0x3f8, 4),
31 PORT(0x2f8, 3),
Dpcimt.c70 #define PORT(_base,_irq) \ macro
80 PORT(0x3f8, 4),
81 PORT(0x2f8, 3),
/linux-6.1.9/arch/mips/loongson2ef/common/
Dserial.c22 #define PORT(int, clk) \ macro
43 [MACH_LEMOTE_FL2E] = PORT(4, 1843200),
44 [MACH_LEMOTE_FL2F] = PORT(3, 1843200),
49 [MACH_LEMOTE_LL2F] = PORT(3, 1843200),
/linux-6.1.9/Documentation/devicetree/bindings/gpio/
Dgpio-vf610.yaml7 title: Freescale VF610 PORT/GPIO module
13 The Freescale PORT/GPIO modules are two adjacent modules providing GPIO
15 each, and each PORT module has its own interrupt.
34 description: The first reg tuple represents the PORT module, the second tuple
54 - description: SoC PORT clock
/linux-6.1.9/Documentation/hwmon/
Dsmsc47b397.rst116 to the CONFIG PORT (0x2E).
121 In configuration mode, the INDEX PORT is located at the CONFIG PORT address and
122 the DATA PORT is at INDEX PORT address + 1.
127 (i.e., 0x07) to the INDEX PORT and then write the number of the
128 desired logical device to the DATA PORT.
131 logical device to the INDEX PORT and then write or read the config-
132 uration register through the DATA PORT.
140 To exit the Configuration State the write 0xAA to the CONFIG PORT (0x2E).
/linux-6.1.9/drivers/pinctrl/renesas/
Dsh_pfc.h671 #define PORT_ALL(str) CPU_ALL_PORT(_PORT_ALL, PORT, str)
684 .name = __stringify(PORT##_pin), \
685 .enum_id = PORT##_pin##_DATA, \
693 PINMUX_DATA(PORT##pfx##_DATA, PORT##pfx##_FN0, \
694 PORT##pfx##_OUT, PORT##pfx##_IN)
711 CPU_ALL_PORT(_PORT_ENTRY, PORT, unused), \
751 0, PORT##nr##_OUT, PORT##nr##_IN, 0, \
754 PORT##nr##_FN0, PORT##nr##_FN1, \
755 PORT##nr##_FN2, PORT##nr##_FN3, \
756 PORT##nr##_FN4, PORT##nr##_FN5, \
[all …]
/linux-6.1.9/arch/mips/ar7/
Dprom.c240 #define PORT(offset) (KSEG1ADDR(AR7_REGS_UART0 + (offset * 4))) macro
243 return readl((void *)PORT(offset)); in serial_in()
248 writel(value, (void *)PORT(offset)); in serial_out()
/linux-6.1.9/tools/testing/selftests/netfilter/
Dconnect_close.c13 #define PORT 12345 macro
21 .port = PORT,
/linux-6.1.9/drivers/net/phy/
Dbcm-phy-ptp.c819 mode = TX_MODE_SEL(PORT, SYNC, REPLACE_TS) | in bcm_ptp_hwtstamp()
820 TX_MODE_SEL(PORT, DELAY_REQ, REPLACE_TS) | in bcm_ptp_hwtstamp()
821 TX_MODE_SEL(PORT, PDELAY_REQ, REPLACE_TS) | in bcm_ptp_hwtstamp()
822 TX_MODE_SEL(PORT, PDELAY_RESP, REPLACE_TS); in bcm_ptp_hwtstamp()
826 mode = RX_MODE_SEL(PORT, SYNC, INSERT_TS_64) | in bcm_ptp_hwtstamp()
827 RX_MODE_SEL(PORT, DELAY_REQ, INSERT_TS_64) | in bcm_ptp_hwtstamp()
828 RX_MODE_SEL(PORT, PDELAY_REQ, INSERT_TS_64) | in bcm_ptp_hwtstamp()
829 RX_MODE_SEL(PORT, PDELAY_RESP, INSERT_TS_64); in bcm_ptp_hwtstamp()
/linux-6.1.9/Documentation/devicetree/bindings/
Dxilinx.txt67 PORT OPB_Clk = CLK_50MHz
68 PORT Interrupt = opb_uartlite_0_Interrupt
69 PORT RX = opb_uartlite_0_RX
70 PORT TX = opb_uartlite_0_TX
71 PORT OPB_Rst = sys_bus_reset_0
/linux-6.1.9/drivers/pinctrl/
Dpinctrl-falcon.c48 #define PORT(x) (x / PINS) macro
246 void __iomem *mem = info->membase[PORT(pin)]; in falcon_pinconf_get()
283 void __iomem *mem = info->membase[PORT(pin)]; in falcon_pinconf_set()
328 int port = PORT(offset); in falcon_pinconf_dbg_show()
381 int port = PORT(info->mfp[mfp].pin); in falcon_mux_apply()
/linux-6.1.9/drivers/tty/serial/
Dip22zilog.c87 #define ZILOG_CHANNEL_FROM_PORT(PORT) ((struct zilog_channel *)((PORT)->membase)) argument
88 #define UART_ZILOG(PORT) ((struct uart_ip22zilog_port *)(PORT)) argument
89 #define IP22ZILOG_GET_CURR_REG(PORT, REGNUM) \ argument
90 (UART_ZILOG(PORT)->curregs[REGNUM])
91 #define IP22ZILOG_SET_CURR_REG(PORT, REGNUM, REGVAL) \ argument
92 ((UART_ZILOG(PORT)->curregs[REGNUM]) = (REGVAL))

123