Home
last modified time | relevance | path

Searched refs:PLL_CNTL (Results 1 – 4 of 4) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clock_source.h35 SRI(PLL_CNTL, BPHYC_PLL, id)
39 SRI(PLL_CNTL, DCCG_PLL, id)
49 CS_SF(PLL_CNTL, PLL_REF_DIV_SRC, mask_sh),\
229 uint32_t PLL_CNTL; member
Ddce_clock_source.c483 REG_GET(PLL_CNTL, PLL_REF_DIV_SRC, &field); in dce110_get_pix_clk_dividers_helper()
/linux-6.1.9/drivers/video/fbdev/
Di740_reg.h193 #define PLL_CNTL 0xCE macro
Di740fb.c828 i740outreg(par, XRX, PLL_CNTL, par->pll_cntl); in i740fb_set_par()