Home
last modified time | relevance | path

Searched refs:PLLE_SS_CNTL_INTERP_RESET (Results 1 – 1 of 1) sorted by relevance

/linux-6.1.9/drivers/clk/tegra/
Dclk-pll.c71 #define PLLE_SS_CNTL_INTERP_RESET BIT(11) macro
75 #define PLLE_SS_DISABLE (PLLE_SS_CNTL_BYPASS_SS | PLLE_SS_CNTL_INTERP_RESET |\
1673 val &= ~PLLE_SS_CNTL_INTERP_RESET; in clk_plle_tegra114_enable()
2516 val &= ~PLLE_SS_CNTL_INTERP_RESET; in clk_plle_tegra210_enable()