Home
last modified time | relevance | path

Searched refs:PLLE_BASE_DIVCML_SHIFT (Results 1 – 1 of 1) sorted by relevance

/linux-6.1.9/drivers/clk/tegra/
Dclk-pll.c49 #define PLLE_BASE_DIVCML_SHIFT 24 macro
989 val &= ~(PLLE_BASE_DIVCML_MASK << PLLE_BASE_DIVCML_SHIFT); in clk_plle_enable()
993 val |= sel.cpcon << PLLE_BASE_DIVCML_SHIFT; in clk_plle_enable()
1652 val &= ~(PLLE_BASE_DIVCML_MASK << PLLE_BASE_DIVCML_SHIFT); in clk_plle_tegra114_enable()
1655 val |= sel.cpcon << PLLE_BASE_DIVCML_SHIFT; in clk_plle_tegra114_enable()
2492 val &= ~(PLLE_BASE_DIVCML_MASK << PLLE_BASE_DIVCML_SHIFT); in clk_plle_tegra210_enable()
2495 val |= sel.cpcon << PLLE_BASE_DIVCML_SHIFT; in clk_plle_tegra210_enable()