Searched refs:PLL2 (Results 1 – 12 of 12) sorted by relevance
| /linux-6.1.9/sound/soc/codecs/ |
| D | ak4642.c | 114 #define PLL2 (1 << 6) macro
117 #define PLL_MASK (PLL3 | PLL2 | PLL1 | PLL0)
345 pll = PLL2; in ak4642_dai_set_sysclk()
348 pll = PLL2 | PLL0; in ak4642_dai_set_sysclk()
351 pll = PLL2 | PLL1; in ak4642_dai_set_sysclk()
354 pll = PLL2 | PLL1 | PLL0; in ak4642_dai_set_sysclk()
357 pll = PLL3 | PLL2; in ak4642_dai_set_sysclk()
360 pll = PLL3 | PLL2 | PLL0; in ak4642_dai_set_sysclk()
367 pll = PLL3 | PLL2 | PLL1; in ak4642_dai_set_sysclk()
371 pll = PLL3 | PLL2 | PLL1 | PLL0; in ak4642_dai_set_sysclk()
|
| /linux-6.1.9/Documentation/devicetree/bindings/clock/ |
| D | ti,cdce925.txt | 30 For all PLL1, PLL2, ... an optional child node can be used to specify spread
49 PLL2 {
|
| D | st,nomadik.txt | 30 - clock-id: must be 1 or 2 for PLL1 and PLL2 respectively
|
| D | ti,lmk04832.yaml | 40 - description: PLL2 reference clock.
|
| /linux-6.1.9/include/dt-bindings/clock/ |
| D | qcom,mmcc-msm8960.h | 127 #define PLL2 118 macro
|
| D | stm32mp13-clks.h | 20 #define PLL2 7 macro
|
| D | stm32mp1-clks.h | 184 #define PLL2 177 macro
|
| /linux-6.1.9/drivers/media/dvb-frontends/ |
| D | zl10039.c | 41 PLL2, enumerator
|
| /linux-6.1.9/arch/arm/boot/dts/ |
| D | ste-nomadik-stn8815.dtsi | 196 * that is parent of TIMCLK, PLL1 and PLL2
241 /* PLL2 is usually 864 MHz and divided into a few fixed rates */
|
| /linux-6.1.9/drivers/clk/qcom/ |
| D | mmcc-msm8960.c | 2801 [PLL2] = &pll2.clkr,
2977 [PLL2] = &pll2.clkr,
|
| /linux-6.1.9/drivers/clk/ |
| D | Kconfig | 202 Y4 and Y5 derive from PLL2
|
| D | clk-stm32mp1.c | 1774 PLL(PLL2, "pll2", ref12_parents, 0, RCC_PLL2CR, RCC_RCK12SELR),
2094 PLL2,
|