| /linux-6.1.9/include/dt-bindings/clock/ |
| D | s3c2410.h | 40 #define PCLK_PWM 25 macro
|
| D | s3c2412.h | 52 #define PCLK_PWM 43 macro
|
| D | s3c2443.h | 78 #define PCLK_PWM 82 macro
|
| D | samsung,s3c64xx-clock.h | 82 #define PCLK_PWM 67 macro
|
| D | rk3036-cru.h | 71 #define PCLK_PWM 350 macro
|
| D | exynos7-clk.h | 87 #define PCLK_PWM 10 macro
|
| D | rk3128-cru.h | 112 #define PCLK_PWM 350 macro
|
| D | rk3228-cru.h | 111 #define PCLK_PWM 350 macro
|
| D | rv1108-cru.h | 120 #define PCLK_PWM 269 macro
|
| D | rk3288-cru.h | 142 #define PCLK_PWM 350 macro
|
| D | rk3328-cru.h | 145 #define PCLK_PWM 214 macro
|
| /linux-6.1.9/drivers/clk/samsung/ |
| D | clk-s3c2412.c | 117 GATE(PCLK_PWM, "pwm", "pclk", CLKCON, 17, 0, 0),
147 ALIAS(PCLK_PWM, NULL, "timers"),
|
| D | clk-s3c2410.c | 88 GATE(PCLK_PWM, "pwm", "pclk", CLKCON, 8, 0, 0),
100 ALIAS(PCLK_PWM, NULL, "timers"),
|
| D | clk-s3c2443.c | 133 GATE(PCLK_PWM, "pwm", "pclk", PCLKCON, 10, 0, 0),
161 ALIAS(PCLK_PWM, NULL, "timers"),
|
| D | clk-s3c64xx.c | 238 GATE_BUS(PCLK_PWM, "pclk_pwm", "pclk", PCLK_GATE, 7),
343 ALIAS(PCLK_PWM, NULL, "timers"),
|
| /linux-6.1.9/arch/arm/boot/dts/ |
| D | s3c2416.dtsi | 92 clocks = <&clocks PCLK_PWM>;
|
| D | rk3036.dtsi | 427 clocks = <&cru PCLK_PWM>;
437 clocks = <&cru PCLK_PWM>;
447 clocks = <&cru PCLK_PWM>;
457 clocks = <&cru PCLK_PWM>;
|
| D | rv1108.dtsi | 200 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
212 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
224 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
236 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
| D | s3c64xx.dtsi | 170 clocks = <&clocks PCLK_PWM>;
|
| D | rk322x.dtsi | 440 clocks = <&cru PCLK_PWM>;
450 clocks = <&cru PCLK_PWM>;
460 clocks = <&cru PCLK_PWM>;
470 clocks = <&cru PCLK_PWM>;
|
| /linux-6.1.9/drivers/clk/rockchip/ |
| D | clk-rk3036.c | 414 GATE(PCLK_PWM, "pclk_pwm", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 10, GFLAGS),
|
| D | clk-rk3128.c | 511 GATE(PCLK_PWM, "pclk_pwm", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 10, GFLAGS),
|
| D | clk-rk3228.c | 608 GATE(PCLK_PWM, "pclk_rk_pwm", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 7, GFLAGS),
|
| D | clk-rk3328.c | 778 GATE(PCLK_PWM, "pclk_rk_pwm", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 6, GFLAGS),
|
| /linux-6.1.9/arch/arm64/boot/dts/rockchip/ |
| D | rk3328.dtsi | 454 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
465 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
476 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
488 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|