| /linux-6.1.9/drivers/gpu/drm/amd/amdgpu/ |
| D | gfxhub_v1_0.c | 222 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, in gfxhub_v1_0_enable_system_domain()
265 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in gfxhub_v1_0_setup_vmid_config()
|
| D | gfxhub_v2_0.c | 260 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in gfxhub_v2_0_enable_system_domain()
292 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in gfxhub_v2_0_setup_vmid_config()
|
| D | gfxhub_v3_0_3.c | 264 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in gfxhub_v3_0_3_enable_system_domain()
302 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in gfxhub_v3_0_3_setup_vmid_config()
|
| D | gfxhub_v3_0.c | 261 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in gfxhub_v3_0_enable_system_domain()
299 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in gfxhub_v3_0_setup_vmid_config()
|
| D | mmhub_v3_0_2.c | 280 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in mmhub_v3_0_2_enable_system_domain()
321 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in mmhub_v3_0_2_setup_vmid_config()
|
| D | mmhub_v3_0_1.c | 281 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in mmhub_v3_0_1_enable_system_domain()
316 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in mmhub_v3_0_1_setup_vmid_config()
|
| D | mmhub_v2_0.c | 331 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in mmhub_v2_0_enable_system_domain()
372 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in mmhub_v2_0_setup_vmid_config()
|
| D | mmhub_v2_3.c | 255 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in mmhub_v2_3_enable_system_domain()
290 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in mmhub_v2_3_setup_vmid_config()
|
| D | mmhub_v3_0.c | 287 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in mmhub_v3_0_enable_system_domain()
328 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in mmhub_v3_0_setup_vmid_config()
|
| D | mmhub_v1_0.c | 203 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in mmhub_v1_0_enable_system_domain()
247 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in mmhub_v1_0_setup_vmid_config()
|
| D | gfxhub_v2_1.c | 263 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in gfxhub_v2_1_enable_system_domain()
301 tmp = REG_SET_FIELD(tmp, GCVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in gfxhub_v2_1_setup_vmid_config()
|
| D | gmc_v7_0.c | 664 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in gmc_v7_0_gart_enable()
694 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, 1); in gmc_v7_0_gart_enable()
|
| D | mmhub_v1_7.c | 232 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, in mmhub_v1_7_enable_system_domain()
279 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, in mmhub_v1_7_setup_vmid_config()
|
| D | gmc_v8_0.c | 903 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in gmc_v8_0_gart_enable()
933 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, 1); in gmc_v8_0_gart_enable()
|
| D | mmhub_v9_4.c | 263 tmp = REG_SET_FIELD(tmp, VML2VC0_VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0); in mmhub_v9_4_enable_system_domain()
315 PAGE_TABLE_DEPTH, in mmhub_v9_4_setup_vmid_config()
|
| D | sid.h | 395 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) macro
|
| /linux-6.1.9/drivers/gpu/drm/radeon/ |
| D | rv770d.h | 636 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) macro
|
| D | nid.h | 129 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) macro
|
| D | ni.c | 1298 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in cayman_pcie_gart_enable()
1322 WREG32(VM_CONTEXT1_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(1) | in cayman_pcie_gart_enable()
|
| D | sid.h | 394 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) macro
|
| D | cikd.h | 512 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) macro
|
| D | rv770.c | 940 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in rv770_pcie_gart_enable()
|
| D | evergreend.h | 1138 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) macro
|
| D | r600d.h | 575 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1) macro
|
| D | si.c | 4317 WREG32(VM_CONTEXT0_CNTL, (ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in si_pcie_gart_enable()
4345 WREG32(VM_CONTEXT1_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(1) | in si_pcie_gart_enable()
|