Home
last modified time | relevance | path

Searched refs:ODMCombineEnabled (Results 1 – 14 of 14) sorted by relevance

/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_mode_vba_30.c61 bool ODMCombineEnabled; member
569 enum odm_combine_mode ODMCombineEnabled[],
600 enum odm_combine_mode ODMCombineEnabled[],
978 …*DSTXAfterScaler = *DSTXAfterScaler + ((myPipe->ODMCombineEnabled)?18:0) + (myPipe->DPPPerPlane - … in CalculatePrefetchSchedule()
1954 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1960 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2056 v->ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2119 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2122 else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2136 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_disabled) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_mode_vba_31.c552 enum odm_combine_mode ODMCombineEnabled[],
583 enum odm_combine_mode ODMCombineEnabled[],
2095 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) {
2103 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2183 v->ODMCombineEnabled,
2246 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1)
2249 else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1)
2263 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_disabled) {
2271 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2621 myPipe.ODMCombineIsEnabled = v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_resource.c871 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn21_fast_validate_bw()
895 …if (!pipe->top_pipe && !pipe->plane_state && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn21_fast_validate_bw()
923 if (context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn21_fast_validate_bw()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c1942 v->ODMCombineEnabled[pipe_plane] = in dcn20_validate_apply_pipe_split_flags()
1945 if (v->ODMCombineEnabled[pipe_plane] == dm_odm_combine_mode_disabled) { in dcn20_validate_apply_pipe_split_flags()
2063 …if (!pipe->top_pipe && !pipe->plane_state && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn20_fast_validate_bw()
2082 && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) in dcn20_fast_validate_bw()
2096 if (context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn20_fast_validate_bw()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn314/
Ddisplay_mode_vba_314.c564 enum odm_combine_mode ODMCombineEnabled[],
595 enum odm_combine_mode ODMCombineEnabled[],
2117 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) {
2125 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2205 v->ODMCombineEnabled,
2268 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1)
2271 else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1)
2285 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_disabled) {
2293 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2643 myPipe.ODMCombineIsEnabled = v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1
[all …]
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_mode_vba_20.c1206 if (mode_lib->vba.ODMCombineEnabled[k]) { in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1224 } else if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1339 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1343 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1785 if (mode_lib->vba.ODMCombineEnabled[k]) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1809 if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2852 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20_DisplayPipeConfiguration()
2857 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20_DisplayPipeConfiguration()
5104 mode_lib->vba.ODMCombineEnabled[k] = in dml20_ModeSupportAndSystemConfigurationFull()
5107 mode_lib->vba.ODMCombineEnabled[k] = 0; in dml20_ModeSupportAndSystemConfigurationFull()
Ddisplay_mode_vba_20v2.c1266 if (mode_lib->vba.ODMCombineEnabled[k]) { in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1284 } else if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1399 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1403 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1821 if (mode_lib->vba.ODMCombineEnabled[k]) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1845 if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2925 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20v2_DisplayPipeConfiguration()
2930 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20v2_DisplayPipeConfiguration()
5224 mode_lib->vba.ODMCombineEnabled[k] = in dml20v2_ModeSupportAndSystemConfigurationFull()
5227 mode_lib->vba.ODMCombineEnabled[k] = 0; in dml20v2_ModeSupportAndSystemConfigurationFull()
Ddcn20_fpu.c1595 context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]; in dcn20_calculate_wm()
1604 context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_split_from[i]]; in dcn20_calculate_wm()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_mode_vba_21.c1590 if (mode_lib->vba.ODMCombineEnabled[k]) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1608 } else if (!mode_lib->vba.ODMCombineEnabled[k]) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1692 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1696 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1777 if (mode_lib->vba.ODMCombineEnabled[k]) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1801 if (!mode_lib->vba.ODMCombineEnabled[k]) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2950 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in DisplayPipeConfiguration()
2955 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in DisplayPipeConfiguration()
5230 mode_lib->vba.ODMCombineEnabled[k] = in dml21_ModeSupportAndSystemConfigurationFull()
5233 mode_lib->vba.ODMCombineEnabled[k] = false; in dml21_ModeSupportAndSystemConfigurationFull()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/dcn32/
Ddisplay_mode_vba_32.c108 mode_lib->vba.ODMCombineEnabled[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
184 mode_lib->vba.ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
266 mode_lib->vba.ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
348 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
352 else if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
366 mode_lib->vba.ODMCombineEnabled[k], mode_lib->vba.DSCInputBitPerComponent[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
777 …hParametersWatermarksAndPerformanceCalculation.myPipe.ODMMode = mode_lib->vba.ODMCombineEnabled[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3707 mode_lib->vba.ODMCombineEnabled[k] = in dml32_ModeSupportAndSystemConfigurationFull()
3710 mode_lib->vba.ODMCombineEnabled[k] = dm_odm_combine_mode_disabled; in dml32_ModeSupportAndSystemConfigurationFull()
Ddcn32_fpu.c1557 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn32_internal_validate_bw()
1653 odm = vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled; in dcn32_internal_validate_bw()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_mode_vba.h495 enum odm_combine_mode ODMCombineEnabled[DC__NUM_DPP__MAX]; member
Ddisplay_mode_vba.c617 mode_lib->vba.ODMCombineEnabled[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
/linux-6.1.9/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_resource.c1718 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn30_internal_validate_bw()
1787 odm = vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled; in dcn30_internal_validate_bw()