Home
last modified time | relevance | path

Searched refs:MYPF_REG (Results 1 – 9 of 9) sorted by relevance

/linux-6.1.9/drivers/scsi/csiostor/
Dcsio_mb.c1112 csio_wr_reg32(hw, MBMSGRDYINTEN_F, MYPF_REG(CIM_PF_HOST_INT_ENABLE_A)); in csio_mb_intr_enable()
1113 csio_rd_reg32(hw, MYPF_REG(CIM_PF_HOST_INT_ENABLE_A)); in csio_mb_intr_enable()
1126 MYPF_REG(CIM_PF_HOST_INT_ENABLE_A)); in csio_mb_intr_disable()
1127 csio_rd_reg32(hw, MYPF_REG(CIM_PF_HOST_INT_ENABLE_A)); in csio_mb_intr_disable()
1485 pl_cause = csio_rd_reg32(hw, MYPF_REG(PL_PF_INT_CAUSE_A)); in csio_mb_isr_handler()
1486 cim_cause = csio_rd_reg32(hw, MYPF_REG(CIM_PF_HOST_INT_CAUSE_A)); in csio_mb_isr_handler()
1499 csio_wr_reg32(hw, MBMSGRDYINT_F, MYPF_REG(CIM_PF_HOST_INT_CAUSE_A)); in csio_mb_isr_handler()
1500 csio_wr_reg32(hw, PFCIM_F, MYPF_REG(PL_PF_INT_CAUSE_A)); in csio_mb_isr_handler()
Dcsio_wr.c90 MYPF_REG(SGE_PF_KDOORBELL_A)); in csio_wr_ring_fldb()
102 MYPF_REG(SGE_PF_GTS_A)); in csio_wr_sge_intr_enable()
993 MYPF_REG(SGE_PF_KDOORBELL_A)); in csio_wr_issue()
1254 MYPF_REG(SGE_PF_GTS_A)); in csio_wr_process_iq()
Dcsio_isr.c320 csio_wr_reg32(hw, 0, MYPF_REG(PCIE_PF_CLI_A)); in csio_fcoe_isr()
Dcsio_hw.c2695 csio_set_reg_field(hw, MYPF_REG(PCIE_PF_CFG_A), in csio_hw_intr_enable()
2698 csio_set_reg_field(hw, MYPF_REG(PCIE_PF_CFG_A), in csio_hw_intr_enable()
2701 csio_wr_reg32(hw, PF_INTR_MASK, MYPF_REG(PL_PF_INT_ENABLE_A)); in csio_hw_intr_enable()
2751 csio_wr_reg32(hw, 0, MYPF_REG(PL_PF_INT_ENABLE_A)); in csio_hw_intr_disable()
/linux-6.1.9/drivers/net/ethernet/chelsio/cxgb4/
Dcxgb4_uld.c626 lld->gts_reg = adap->regs + MYPF_REG(SGE_PF_GTS_A); in uld_init()
627 lld->db_reg = adap->regs + MYPF_REG(SGE_PF_KDOORBELL_A); in uld_init()
Dsge.c499 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), in ring_fl_db()
1044 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), in cxgb4_ring_tx_db()
4027 t4_write_reg(q->adap, MYPF_REG(SGE_PF_GTS_A), in napi_rx_handler()
4189 t4_write_reg(adap, MYPF_REG(SGE_PF_GTS_A), in process_intrq()
4223 t4_write_reg(adap, MYPF_REG(PCIE_PF_CLI_A), 0); in t4_intr_intx()
Dcxgb4_main.c679 u32 v = t4_read_reg(adap, MYPF_REG(PL_PF_INT_CAUSE_A)); in t4_nondata_intr()
683 t4_write_reg(adap, MYPF_REG(PL_PF_INT_CAUSE_A), v); in t4_nondata_intr()
961 t4_write_reg(adap, MYPF_REG(SGE_PF_GTS_A), in cxgb4_enable_rx()
2255 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), in cxgb4_sync_txq_pidx()
2442 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), in enable_txq_db()
2543 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), in sync_txq_pidx()
Dt4_regs.h39 #define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr)) macro
Dt4_hw.c5090 t4_write_reg(adapter, MYPF_REG(PL_PF_INT_ENABLE_A), PF_INTR_MASK); in t4_intr_enable()
5113 t4_write_reg(adapter, MYPF_REG(PL_PF_INT_ENABLE_A), 0); in t4_intr_disable()