Searched refs:MSS (Results 1 – 19 of 19) sorted by relevance
/linux-6.1.9/Documentation/devicetree/bindings/remoteproc/ |
D | qcom,sc7180-mss-pil.yaml | 7 title: Qualcomm SC7180 MSS Peripheral Image Loader 23 - description: MSS QDSP6 registers 56 - description: GCC MSS IFACE clock 57 - description: GCC MSS BUS clock 58 - description: GCC MSS NAV clock 59 - description: GCC MSS SNOC_AXI clock 60 - description: GCC MSS MFAB_AXIS clock 76 - description: MSS power domain 109 within MSS. 151 - description: IRQ from MSS to GLINK [all …]
|
D | qcom,sc7280-mss-pil.yaml | 7 title: Qualcomm SC7280 MSS Peripheral Image Loader 23 - description: MSS QDSP6 registers 60 - description: GCC MSS IFACE clock 61 - description: GCC MSS OFFLINE clock 62 - description: GCC MSS SNOC_AXI clock 77 - description: MSS power domain 109 within MSS. 165 - description: IRQ from MSS to GLINK 169 - description: Mailbox for communication between APPS and MSS
|
D | qcom,adsp.yaml | 416 - description: MSS power domain 456 - description: MSS power domain 549 - description: MSS restart
|
/linux-6.1.9/tools/testing/selftests/net/ |
D | gro.c | 70 #define MSS (4096 - sizeof(struct tcphdr) - sizeof(struct ipv6hdr)) macro 72 #define NUM_LARGE_PKT (MAX_PAYLOAD / MSS) 348 static char pkts[NUM_LARGE_PKT][TOTAL_HDR_LEN + MSS]; in send_large() 349 static char last[TOTAL_HDR_LEN + MSS]; in send_large() 350 static char new_seg[TOTAL_HDR_LEN + MSS]; in send_large() 354 create_packet(pkts[i], i * MSS, 0, MSS, 0); in send_large() 355 create_packet(last, NUM_LARGE_PKT * MSS, 0, remainder, 0); in send_large() 356 create_packet(new_seg, (NUM_LARGE_PKT + 1) * MSS, 0, remainder, 0); in send_large() 359 write_packet(fd, pkts[i], total_hdr_len + MSS, daddr); in send_large() 892 int remainder = (MAX_PAYLOAD + offset) % MSS; in gro_sender() [all …]
|
/linux-6.1.9/Documentation/devicetree/bindings/mailbox/ |
D | microchip,mpfs-mailbox.yaml | 7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) mailbox controller
|
/linux-6.1.9/drivers/staging/most/dim2/ |
D | reg.h | 22 u32 MSS; /* 0x08 */ member
|
/linux-6.1.9/Documentation/devicetree/bindings/soc/microchip/ |
D | microchip,mpfs-sys-controller.yaml | 7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) system controller
|
/linux-6.1.9/Documentation/devicetree/bindings/arm/marvell/ |
D | ap80x-system-controller.txt | 27 - 3: MSS clock, derived from the fixed PLL
|
/linux-6.1.9/arch/arm64/boot/dts/qcom/ |
D | msm8998-oneplus-common.dtsi | 571 /* Leave disabled until MSS is functional */
|
/linux-6.1.9/Documentation/networking/ |
D | segmentation-offloads.rst | 113 out over multiple skbuffs that have been resized to match the MSS provided
|
D | ip-sysctl.rst | 215 The advertised MSS depends on the first hop route MTU, but will 361 this is the initial MSS used by the connection. 364 If MTU probing is enabled this caps the minimum MSS used for search_low 587 - 2 - Always enabled, use initial MSS of tcp_base_mss.
|
D | snmp_counter.rst | 981 The MSS decoded from the SYN cookie is invalid. When this counter is
|
D | bonding.rst | 2047 Destination Gateway Genmask Flags MSS Window irtt Iface
|
/linux-6.1.9/drivers/net/ethernet/apm/xgene/ |
D | xgene_enet_main.c | 254 mss_index = GET_VAL(MSS, le64_to_cpu(raw_desc->m3)); in xgene_enet_tx_completion() 360 *hopinfo |= SET_BIT(ET) | SET_VAL(MSS, mss_index); in xgene_enet_work_msg()
|
/linux-6.1.9/drivers/net/ethernet/chelsio/inline_crypto/chtls/ |
D | chtls_io.c | 192 FLOWC_PARAM(MSS, tp->mss_cache); in send_tx_flowc_wr()
|
/linux-6.1.9/net/netfilter/ |
D | Kconfig | 1125 MSS value of TCP SYN packets, to control the maximum size for that 1628 MSS value of TCP SYN packets, which control the maximum packet size
|
/linux-6.1.9/drivers/clk/qcom/ |
D | Kconfig | 498 subsystem clock controller to reset the MSS subsystem.
|
/linux-6.1.9/drivers/net/ethernet/amd/xgbe/ |
D | xgbe-dev.c | 1744 MSS, packet->mss); in xgbe_dev_xmit()
|
/linux-6.1.9/Documentation/sound/ |
D | alsa-configuration.rst | 2010 MSS Port # (0x530 or 0xe80)
|